Digital Systems I EEC 180A Lecture 15 Bevan M. Baas Tuesday, November 20, 2007.

Slides:

Advertisements

Similar presentations

VHDL Lecture 1 Megan Peck EECS 443 Spring 08.

Advertisements

Synchronous Counters with SSI Gates

CDA 3100 Recitation Week 10.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.

Setting the flip-flop The normal value of R and S is zero. S (set) = 0 R (reset) = 0 remembered value 1.

CS 140L Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.

CS 140L Lecture 5 Professor CK Cheng 4/29/02. Asynchronous Counter D Q CLK D Q D Q There are n flip-flops. D FF is the delay of each flip-flop. When n.

Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

CS 140L Lecture 5: Counters Professor CK Cheng CSE Dept. UC San Diego 1.

Digital Circuit Review: Combinational Logic Logic operation –Need to know following two input gates: NAND, AND, OR, NOT, XOR –Need to know DeMorgan’s Theorems.

Counters Mano & Kime Sections 5-4, 5-5. Counters Ripple Counter Synchronous Binary Counters –Design with D Flip-Flops –Design with J-K Flip-Flops Counters.

CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.

Generate a clock pulse clk inp outp

Sequential Logic Design

11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.

ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.

CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.

ECE 331 – Digital System Design Counters (Lecture #18)

ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.

Fall 2007 L16: Memory Elements LECTURE 16: Clocks Sequential circuit design The basic memory element: a latch Flip Flops.

Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.

BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.

ECE 301 – Digital Electronics Counters (Lecture #16)

Asynchronous Counters with SSI Gates

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Rabie A. Ramadan Lecture 3

Digital Systems I EEC 180A Lecture 4 Bevan M. Baas.

Chapter 2Basic Digital Logic1 Chapter 2. Basic Digital Logic2 Outlines  Basic Digital Logic Gates  Two types of digital logic circuits Combinational.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 11 Binary Adder/Subtractor.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.

Registers and Counters by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.

Digital Design Lectures 11 & 12 Shift Registers and Counters.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.

Review of Digital Logic Design Concepts OR: What I Need to Know from Digital Logic Design (EEL3705)

Assignment 8 solutions 1) Design and draw combinational logic to perform multiplication of two 2-bit numbers (i.e. each 0 to 3) producing a 4-bit result.

9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.

Digital Logic Design.

Logic Design CS221 1 st Term Storage (memory) Cairo University Faculty of Computers and Information.

Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Fibonnaci Sequence Generator and Testbench in VHDL Michael Larson.

CEC 220 Digital Circuit Design Timing Analysis of State Machines

Electronics Merit Badge Class 3 1/17/2016 Electronics Merit Badge Class National Scout Jamboree 1.

Digital Electronics.

Learning to Design Counters

CEC 220 Digital Circuit Design Counters Using S-R and J-K Flip-Flops Monday, November 2 CEC 220 Digital Circuit Design Slide 1 of 19.

CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.

CSCE 211 Digital Design Lecture 12 Registers

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

Electronics Merit Badge Class 3 3/13/2016Electronics Merit Badge Class 31.

CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,

EKT 221 : Digital 2 COUNTERS.

Sequential Circuit: Counter

EEC 180B Lecture 14 Bevan M. Baas Tuesday, May 22, 2018

Asynchronous Counters with SSI Gates

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

Digital Systems II EEC 180 Bevan M. Baas.

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

14 Digital Systems.

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

Digital Logic Design.

Presentation transcript:

Digital Systems I EEC 180A Lecture 15 Bevan M. Baas Tuesday, November 20, 2007

EEC 180A, Fall 2007, B. Baas 2 Counter Example 3-bit counter Specification –Starting at zero, it increments by 3 –at 6, it wraps back to 0 Has a reset signal input –When reset=1, the next counter value is 0 Uses D Flip-flops 0 36 reset

EEC 180A, Fall 2007, B. Baas 3 Counter Example Using D FFs xxx 110 xxx 000 xxx 000 Present State ABC Next State ABC Next State ABC reset=0 reset=1 State Table Two different values of reset treated as different Next States in this example 0 36 reset

EEC 180A, Fall 2007, B. Baas 4 Counter Example Using D FFs Combina- tional Logic reset output (= state) clk XXX 0 “current” time reset 011 xxx 110 xxx 000 xxx 000 Present State ABC Next State ABC Next State ABC reset=0 reset=1 XXX output XXX D A,B,C 0 36 reset

EEC 180A, Fall 2007, B. Baas 5 Counter Example Using D FFs Combina- tional Logic reset output (= state) clk XXX000 1 “current” time reset 011 xxx 110 xxx 000 xxx 000 Present State ABC Next State ABC Next State ABC reset=0 reset=1 XXX 000 output XXX D A,B,C 0 36 reset

EEC 180A, Fall 2007, B. Baas 6 Counter Example Using D FFs Combina- tional Logic reset output (= state) clk “current” time reset 011 xxx 110 xxx 000 xxx 000 Present State ABC Next State ABC Next State ABC reset=0 reset=1 XXX 000 output XXX D A,B,C reset

EEC 180A, Fall 2007, B. Baas 7 Counter Example Using D FFs Combina- tional Logic reset output (= state) clk “current” time reset 011 xxx 110 xxx 000 xxx 000 Present State ABC Next State ABC Next State ABC reset=0 reset=1 XXX 000 output XXX D A,B,C reset

EEC 180A, Fall 2007, B. Baas 8 Counter Example Using D FFs Combina- tional Logic reset output (= state) clk “current” time reset 011 xxx 110 xxx 000 xxx 000 Present State ABC Next State ABC Next State ABC reset=0 reset=1 XXX 000 output XXX D A,B,C reset

EEC 180A, Fall 2007, B. Baas 9 Counter Example Using D FFs Combina- tional Logic reset output (= state) clk “current” time reset 011 xxx 110 xxx 000 xxx 000 Present State ABC Next State ABC Next State ABC reset=0 reset=1 XXX 000 output XXX D A,B,C reset