CKM 26 Feb 2002 Triggerless DAQ Architecture. CKM 26 Feb 2002 Switch-based DAQ Operation (buffers) 8 9 10 11 4 9 10 11 4 9 6 0 5 6 7 0 1 6 7 0 1 2 3 8.

Slides:



Advertisements
Similar presentations
Chapter Six Networking Hardware.
Advertisements

Introduction Computer Hardware Jess 2006 EXPANSION CARDS BUS ARCHITECTURE AND CONNECTORS.
Nios implementation in CCD Camera for "Pi of the Sky" experiment Photonics and Web Engineering Research Group Institute of Electronics Systems Warsaw University.
Copyright© 2000 OPNET Technologies, Inc. R.W. Dobinson, S. Haas, K. Korcyl, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, K. Vella Testing and.
IBM RS6000/SP Overview Advanced IBM Unix computers series Multiple different configurations Available from entry level to high-end machines. POWER (1,2,3,4)
Digital Video Cluster Simulation Martin Milkovits CS699 – Professional Seminar April 26, 2005.
Optimize Ethernet Communication using PRP and HSR Redundancy Protocols
Real Parallel Computers. Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra, Meuer, Simon Parallel.
Interface circuits I/O interface consists of the circuitry required to connect an I/O device to a computer bus. Side of the interface which connects to.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –
5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.
Multi Room Media Streaming System
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
2.2.3 Motherboard  Can identify the motherboard and it location in the personal computer  Identify location of the CPU  Identify connectors.
Figure 1-2 Inside the computer case
Embedded Sales Meeting COM Express Carrier. COM Express Carrier Card What is it? –Two PMC slot or two XMC slot on the top side of the board and one COM.
FLARE Workshop November 4-6, Data Acquisition Mark Bowden, Margaret Votava.
K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
The PCI Bus is typically measured in Megabytes per second (MBps). The USB and FireWire Bus is typically measured in Megabits per second (Mbps) and.
Particle Physics & Astrophysics Representing: Mark Freytag Gunther Haller Ryan Herbst Michael Huffer Chris O’Grady Amedeo Perazzo Leonid Sapozhnikov Eric.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
PRESENTATION ON MOTHERBOARD. MOTHERBOARD The motherboard is the main circuit board inside your PC. A motherboard is the central printed circuit board.
The Components of a System Unit
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
David Bailey University of Manchester. Overview Aim to develop a generic system –Maximise use of off-the-shelf commercial components Reduce as far as.
Srihari Makineni & Ravi Iyer Communications Technology Lab
Copyright 2003 The McGraw-Hill Companies, Inc CHAPTER The System Unit computing ESSENTIALS    
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.
CKM Data Source System CKM Electronics Group July 2003.
Design Criteria and Proposal for a CBM Trigger/DAQ Hardware Prototype Joachim Gläß Computer Engineering, University of Mannheim Contents –Requirements.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
Beowulf – Cluster Nodes & Networking Hardware Garrison Vaughan.
VLVnT09A. Belias1 The on-shore DAQ system for a deep-sea neutrino telescope A.Belias NOA-NESTOR.
PaxComm Co. Ltd. 라우터 / 스위치 Chipset ㈜ 팍스콤. PaxComm Co. Ltd. 백 영식 2 목차 1. Layer 2, Layer 3 switching 2. Switching Chip architectures 3. Galileo-I architecture.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Gunther Haller SiD Meeting 26 October Electronics Systems Issues for SiD Dataflow & Power Gunther Haller Research Engineering.
Networking And their components. What is Networking? In it’s simplest term, networking is when two or more things are able to communicate and understand.
Where we are... Public Interconnects: Number of peers on switch ~60 Aggregate bandwidth through switching fabric ~530mb/s average - ~680mb/s peak.
Gunther Haller SiD Meeting January 30, 08 1 Electronics Systems Discussion presented by Gunther Haller Research Engineering.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Chapter 2.
Current Knowledge on CKM Front-end Electronics M. Bowden, K. Bowie, M. Campbell, P. Cooper, S. Hansen, B. Haynes, A.Inyakin, M. Kozlovsky, K. Nelson,
System Software Lab.,POSTECH TOE(TCP/IP Offload Engine) 김광식, 백근훈
Notes on visit to Rome 28/04/2014 Christian Joram Szymon Kulis Samir Arfaoui.
Lecture 2 unit 1.
Busses. Peripheral Component Interconnect (PCI) bus architecture The PCI bus architecture is a processor-independent bus specification that allows peripherals.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
April 2006 CD1 Review NOvA DAQ 642, hits/sec avg. 20,088 Front-End Boards (~ 3 MByte/sec data rate per FEB) 324 Data Combiner Modules,
E. Hazen -- HCAL Upgrade Workshop1 MicroTCA Common Platform For CMS Working Group E. Hazen - Boston University for the CMS Collaboration.
Chapter 4: Network Interface Cards
High Speed Interconnect Project May08-06
High Speed Interconnect Project May08-06
LHCb and InfiniBand on FPGA
The PCI Bus is typically measured in Megabytes per second (MBps). The USB and FireWire Bus is typically measured in Megabits per second (Mbps) and.
4m. Blanco TCS Upgrade: Electronic Status at March/2010
“FPGA shore station demonstrator for KM3NeT”
CALICE DAQ Developments
High Speed Optical Interconnect Project May08-06
Components of Computer
RT2003, Montreal Niko Neufeld, CERN-EP & Univ. de Lausanne
Motherboard & It’s classification.
The LHCb Event Building Strategy
Dr. Jeffrey M. Harris Director of Research and System Architecture
Packet Switch Architectures
Storage area network and System area network (SAN)
Packet Switch Architectures
Presentation transcript:

CKM 26 Feb 2002 Triggerless DAQ Architecture

CKM 26 Feb 2002 Switch-based DAQ Operation (buffers)

CKM 26 Feb 2002 … Front-end Boards MUX/Buffers Processors Switch Switch-based DAQ Architecture

CKM 26 Feb 2002 Cost Packaging Switch Utilization Off the Shelf Components

CKM 26 Feb 2002 … Front-end Boards / Buffers Processors Switch Alternate Switch-based DAQ Architecture

CKM 26 Feb 2002

192 port Gigabit Ethernet Switch $240K ~10 GBytes/sec

CKM 26 Feb 2002 Processors Switches Parallel DAQ Branches (reduced switch costs) Front-end Boards / Buffers ……

CKM 26 Feb 2002 “192 port” Gigabit Ethernet Switch (8 X 24 ports, no cross-connects) $52K ~10 GBytes/sec

CKM 26 Feb port Gigabit Switch - $1300 PCI Gigabit Ethernet Adapter - $35 PMC Gigabit Ethernet Adapter - $600 Miscellaneous 32 port Gigabit Switch - $6400

CKM 26 Feb 2002 ProcessorGigabit Ethernet Adaptor Serial Ring I/F

CKM 26 Feb 2002 PCI Test Adapter

CKM 26 Feb 2002 Commercial Ring Interconnects 3GIO (GigaBridge)

CKM 26 Feb 2002 Some DAQ Cost Estimates Example system (1000 processors, 20 GBytes/sec) 1000 PCs$700K 1000 Serial Ring Adapters$200K 1000 Gigabit Ethernet Adapters$ 50K 85 Gigabit Ethernet Switches (16 port)$100K 16 Gigabit Ethernet Switches (32 port)$100K Cables, etc$ 50K Total ~ $1.2M

CKM 26 Feb 2002 Conclusion “Triggerless” DAQ architecture for CKM seems both reasonable and affordable ESE Department is very much interested in participating in CKM DAQ development

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.