Introduction to Basys 2. Switches Slide switchesPush button switches.

Slides:

Advertisements

Similar presentations

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

Advertisements

ENEL111 Digital Electronics

CMSC 611: Advanced Computer Architecture

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

Supplement on Verilog adder examples

Verilog Intro: Part 1.

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

 HDLs – Verilog and Very High Speed Integrated Circuit (VHSIC) HDL  Widely used in logic design  Describe hardware  Document logic functions.

XILINX ISE 9.1/9.2. To Get Familiar with the Environment How to start an FPGA project How to target your design to particular type of FPGA How to describe.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Introduction to Verilog (Behavioral Modeling). Agenda Gate Delays and User-Defined Primitives Behavioral Modeling Design Examples Hands-on Practice.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

Figure 1.1 The Altera UP 3 FPGA Development board

Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –

StateCAD FPGA Design Workshop. For Academic Use Only Presentation Name 2 Objectives After completing this module, you will be able to:  Describe how.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

ECE 2372 Modern Digital System Design

Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Xilinx and Nexys2 Tutorial Kartik Mohanram Dept. of Electrical and Computer Engineering Rice University, Houston, TX.

Spring Introduction  Today’s tutorial focuses on introducing you to Xilinx ISE and Modelsim.  These tools are used for Verilog Coding Simulation.

© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.

1 Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1.

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

CPEN Digital System Design

This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

Module 1.2 Introduction to Verilog

Programmable Logic Training Course HDL Editor

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 11 High Desecration Language- Based Design.

Slide 1 2. Verilog Elements. Slide 2 Why (V)HDL? (VHDL, Verilog etc.), Karen Parnell, Nick Mehta, “Programmable Logic Design Quick Start Handbook”, Xilinx.

Hardware languages "Programming"-language for modelling of (digital) hardware 1 Two main languages: VHDL (Very High Speed Integrated Circuit Hardware Description.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

COE4OI5 Engineering Design Chapter 1: The 15 minutes design.

CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

11 EENG 1920 Introduction to VHDL. 22 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

Teaching Digital Logic courses with Altera Technology

Slide 1 3.VHDL/Verilog Description Elements. Slide 2 To create a digital component, we start with…? The component’s interface signals Defined in MODULE.

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

How to use ISE Dept. of Info & Comm. Eng. Prof. Jongbok Lee.

Introduction to FPGAs Getting Started with Xilinx.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.

Introduction to Verilog COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals.

TODAY’S OUTLINE Introduction to Verilog Verilog coding format

Figure 1.1 The Altera UP 1 CPLD development board.

Discussion 2: More to discuss

M1.5 Foundation Tools Xilinx XC9500/XL CPLD

Verilog-HDL-1 by Dr. Amin Danial Asham.

Topics Modeling with hardware description languages (HDLs).

Topics Modeling with hardware description languages (HDLs).

Week 5, Verilog & Full Adder

Introduction to Verilog

Lecture 1.3 Hardware Description Languages (HDLs)

Digital Fundamentals Tenth Edition Floyd Chapter 11.

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

Founded in Silicon Valley in 1984

THE ECE 554 XILINX DESIGN PROCESS

Prof. Onur Mutlu ETH Zurich Spring March 2019

Digital Designs – What does it take

THE ECE 554 XILINX DESIGN PROCESS

COE 202 Introduction to Verilog

Presentation transcript:

Introduction to Basys 2

Switches Slide switchesPush button switches

Definition of Pin Number File: basys2.ucf Used during implementation stage LED outputs Slide switches Pushbutton switches The pin number of each

Software Adept Active HDL is used for writing Verilog code ISE/Webpack from Xilinx – Purpose: create a “bit” file from a Verilog file or schematic based source files – The “bit” file is used to configure the basys2 board before it can perform any useful functions. Adept can be used to configure the FPGA with any suitable bit file stored on the computer

Start Aldec Active-HDL Student Edition

Start a New Workspace

New Design Wizard

Synthesis/Implementation Paths We will use verilog in this class

Choose Default HDL Language to Verilog

Design Name

Set Paths for Integrated Tools

Design Entry

Verilog File

Keyword: module/endmodule The keywords module and endmodule encapsulate the text that describes the module

Comments A pair of slashes – // comment – Forms a comment from the text that follows it on the same line /* */ – /* comment */

Direction of the Signals The direction of the input and output signals is given by input, outout or inout (for a bi-directional signal) There are 6 outputs as an array Z[5:0]!

Schematic of Gates2

Concurrent Statements To describe the output each gate, we simply write the logic Equation for that gate preceded by the keyword assign. The concurrent statements are statements that can be written in any order.

wire You can think of a wire as a wire in a circuit where actual voltages Could be measured.

Compile

Simulate gates2.v

Create a Top-Level Test Bench You need to create a top-level test bench so you can use physical switches/push buttons to stimulate the design

Top-Level Verilog Test Bench

Top-Level Synthesis Option Input and output signals are assigned to pins on the FPGA during synthesis.

Synthesize

Error Message During Implementation Stage

Solution: incorrect Netlist

Implementation Completed with No Error

Adept Interface

Example 1

Example 2

Start Another Design

Use Push Buttons to control LED

Platform Flash Adept can also program a bit file into an on-board non-volatile ROM called “Platform Flash”. Once programmed, the Platform Flash can automatically transfer a stored bit file to the FPGA at a subsequent power-on or reset event if the Mode Jumper (JP3) is set to ROM. The FPGA will remain configured until it is reset by a power-cycle event. The Platform Flash ROM will retain a bit file until it is reprogrammed, regardless of power-cycle events.