CERN CMS Project Host / SD Card Configuration Data Access Dave Ojika Alex Madorsky Dr. Darin Acosta Dr. Ivan Furic.

Slides:

Advertisements

Similar presentations

Nios Multi Processor Ethernet Embedded Platform Final Presentation

Advertisements

PCI Express® technology in 28-nm FPGAs

Reporter :LYWang We propose a multimedia SoC platform with a crossbar on-chip bus which can reduce the bottleneck of on-chip communication.

1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.

Internal Logic Analyzer Final presentation-part B

CS-334: Computer Architecture

Real-Time Library: Flash File System 1. Flash File System - Basics – The RL-FlashFS allows to create, save, read and modify files – The library functions.

Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.

1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.

t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.

1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.

Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Mid-Term Presentation.

1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.

30/05/06 T. Alt – KIP HeidelbergHLT-PRR : H-RORC H-RORC The HLT- Read-Out Receiver Card.

Interface of DSP to Peripherals of PC Spring 2002 Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.

Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.

System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.

PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.

May 17, Design Option Trade-Offs w Transceiver Design - Dr. Zong Liang Wu, Philips.

General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation

Moore’s Law and Modular Instrument Technology Speaker/Author:Paul Packebush Senior Group Manager Corporate Metrology, R&D National Instruments N.

Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf

General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.

Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January

Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.

ECEn 191 – New Student Seminar - Session 8: Computer Systems ECEn 191 – New Student Seminar – Session 7: Computer Systems Computer Systems ECEn 191 New.

Prof. JunDong Cho VADA Lab. Project.

Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University

Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.

SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.

RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:

GBT Interface Card for a Linux Computer Carson Teale 1.

Computer Architecture Lecture10: Input/output devices Piotr Bilski.

Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.

Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.

PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.

RCU Status 1.RCU design 2.RCU prototypes 3.RCU-SIU-RORC integration 4.RCU system for TPC test 2002 HiB, UiB, UiO.

1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.

R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.

SOC Consortium Course Material Core Peripherals National Taiwan University Adopted from National Chiao-Tung University IP Core Design.

Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.

CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.

Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.

Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.

Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Semester A final Presentation.

Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.

Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.

IT3002 Computer Architecture

Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1

Performed by:Elkin Aleksey and Savi Esacov Instructor: Idan Shmuel המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

1 Performed by: Kobi Cohen,Yaron Yagoda Instructor: Zigi Walter המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:

GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.

Multiple Interrupts Each interrupt line has a priority Higher priority lines can interrupt lower priority lines If bus mastering only current master can.

Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.

1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.

Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.

H-RORC HLT-Meeting CERN 02/06/05 Torsten Alt KIP Heidelberg.

17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.

Back-end Electronics Upgrade TileCal Meeting 23/10/2009.

System on a Programmable Chip (System on a Reprogrammable Chip)

Use of FPGA for dataflow Filippo Costa ALICE O2 CERN

GBT-FPGA Interface Carson Teale.

Presentation transcript:

CERN CMS Project Host / SD Card Configuration Data Access Dave Ojika Alex Madorsky Dr. Darin Acosta Dr. Ivan Furic

Project Description Design of an FPGA SD card system with support for data communication with host processor over PCIe link SD card stores configuration data needed to program Core FPGA Configuration data can be written to, or read from host via high-bandwidth link enabled by PCIe

PCIe Host PC PCI Controller PCI Controller Configuration Controller Configuration Controller FLASH Flash Memory Controller Chip-to-Chip AXI Bus To Core FPGA CURRENT SYSTEM Decoupled functional units into separate entities Simulated Configuration Controller block Will replace Flash Memory Controller block PCIe Controller not currently part of design

Host Interface Unit Host Interface Unit SD Card Controller SD Card Controller M A S T E R S L A V E M A S T E R S L A V E Wishbone Bus Bus Arbiter Host SD Card Interface Unit SD Card Interface Unit General House Keeping SD CARD SYSTEM ARCHITECTURE Integrated SD Card Controller IP CRC, 4-bit data transfer, DMA Designed and simulated Wishbone bus and controller Simulating and testing Host Interface and SD Card Interface Next: Test hardware design on Virtex 7 with micro SD Card Control Data Bus Legend

SD Card Controller Wishbone Bus Arbiter External Host Interface Logic External Host Interface Logic SD Card Interface Logic SD Card Interface Logic Host DESIGN SYNTHESIS Verification in progress…