BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.

Slides:

Advertisements

Similar presentations

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Advertisements

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Princess Sumaya University

Digital Electronics Chapter 5 Synchronous Sequential Logic.

Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.

Sequential Logic Latches & Flip-flops

ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.

1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

Logical Circuit Design Week 11: Sequential Logic Circuits Mentor Hamiti, MSc Office ,

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.

Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.

D Flip-Flops Objectives

ETE Digital Electronics

Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.

1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.

COE 202: Digital Logic Design Sequential Circuits Part 1

Flip-flops. Outline  Edge-Triggered Flip-flops  S-R Flip-flop  D Flip-flop  J-K Flip-flop  T Flip-flop  Asynchronous Inputs.

Introduction to Sequential Logic Design Flip-flops.

D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.

Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.

ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.

Boolean Algebra and Logic Gates 1 Computer Engineering (Logic Circuits) Lec. # 10 (Sequential Logic Circuit) Dr. Tamer Samy Gaafar Dept. of Computer &

Introduction to Sequential Logic

Sequential logic circuits

Princess Sumaya University

EKT 121 / 4 ELEKTRONIK DIGIT I

5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.

Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.

Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.

Flip-FLops and Latches

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

7. Latches and Flip-Flops Digital Computer Logic.

EEE 301 DIGITAL ELECTRONICS

Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.

Sequential Circuits.

Sequential Circuits.

FLIP FLOPS Binary unit capable of storing one bit – 0 or 1

Lecture 8 Dr. Nermi Hamza.

Flip-FLops and Latches

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

CS1104 – Computer Organization

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

Flip-FLops and Latches

Digital Logic Design Sequential Circuits (Chapter 6)

Flip-FLops and Latches

Flip-FLops and Latches

Synchronous Sequential Circuits

Flip Flops Unit-4.

14 Digital Systems.

Flip-FLops and Latches

Week 11 Flip flop & Latches.

FLIP-FLOP. The basic memory circuit is known as Flip-flop. OR It is a bistable sequential circuit which has two stable state (set & reset) and can be.

Presentation transcript:

BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops

What is a JK Flip-flop? A flip-flop is a circuit that has two stable states and can be used to store state information. The flip-flop can be made to change state by signals applied to one or more control inputs and will have one or two outputs.

JK Terminology/Structure Has 5 inputs named: J(set),K(reset), PR, CLR, and CLK Has 2 outputs: Q and Q’ Set: when it stores a binary 1 Cleared (reset): when it stores a binary 0 PR = Preset CLR = Clear CLK = Clock

Outputs The Q output is the primary output. This means that the binary bit stored in the flip-flop, 1 or 0, is the same as Q. The Q’ output is the opposite binary bit value that is stored in Q. The PR and CLR inputs always override the J,K inputs.

Inputs: PR and CLR A low at the PR input sets Q = 1 A low at the CLR input sets Q = 0

Inputs: J and K The logic states applied to the J and K inputs cause the flip-flop to operate 4 different ways. The way the logic state is applied to J and K is called Mode of Operation. The mode of operation refers to the condition of the flip-flop as it prepares for the positive clock pulse.

Four Modes Of Operation JKQQ’Q’Mode 00QQ’Q’Hold 1010Sets 0101Resets 11Q’Q’QToggle The 4 modes of operation are: hold, set, reset, toggle JK contains an internal Active Low SR latch.

Active Low SR Latch S’ – “set”R’ – “reset” QQ’Q’ 00Invalid QQ’Q’ Point to remember: A ‘0’ at the set or the reset will either set or reset the value of Q.

Review: Truth Table for NAND ABX ABCX Inputs:3 Inputs:

Mode of Operation: Hold JKQQ’Q’Orig. QOrig. Q’ Hold: no change in Q.

Mode of Operation: Set JKQQ’Q’Orig. QOrig. Q’ Set: Q = 1.

Mode of Operation: Reset JKQQ’Q’Orig. QOrig. Q’ Reset: Q = 0.

Mode of Operation: Toggle JKQQ’Q’Orig. QOrig. Q’ Toggle: Q = Q’.

Mode of Operation: Toggle again JKQQ’Q’Orig. QOrig. Q’ Toggle: Q = Q’.

Overview: During a time period

Characteristic Equation QJKQ(t + 1) Characteristic Equation: Q(t+1) = J.Q’+ K’.Q

If only one slide to remember… JKQQ’Q’Mode 00QQ’Q’Hold 1010Sets 0101Resets 11Q’Q’QToggle Characteristic Equation: Q(t+1) = J.Q’+ K’.Q Q is the primary output. SR Latch: A ‘0’ at the set or the reset will either set or reset the value of Q.

More information / Questions?