Ivan Peric, Monolithic Detectors for Strip Region 1 CMOS periphery.

Slides:



Advertisements
Similar presentations
Studies and status of CMOS-based sensors research and development for ATLAS strip detector upgrade 1 Vitaliy Fadeyev, Zach Galloway, Herve Grabas, Alexander.
Advertisements

CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
TeraPixel APS for CALICE Progress meeting 30 th March 2006 Jamie Crooks, Microelectronics/RAL.
Development of HV CMOS sensors for 3D integration
Ivan Peric, WIT Active Pixel Sensors in high-voltage CMOS technologies for ATLAS Ivan Perić University of Heidelberg, Germany.
Ivan Perić University of Heidelberg, Germany
Overview of HV/HR-CMOS Pixel Sensors
TRAPPISTE Tracking Particles for Physics Instrumentation in SOI Technology Prof. Eduardo Cortina, Lawrence Soung Yee Institut de recherche en mathématique.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
CLICPix/CCPD/Mu3e (HVCMOS)
DEPFET Electronics Ivan Peric, Mannheim University.
SPiDeR  SPIDER DECAL SPIDER Digital calorimetry TPAC –Deep Pwell DECAL Future beam tests Wishlist J.J. Velthuis for the.
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
MAPS for a “Tera-Pixel” ECAL at the International Linear Collider J.P. Crooks Y. Mikami, O. Miller, V. Rajovic, N.K. Watson, J.A. Wilson University of.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.
ALICE Inner Tracking System at present 2 2 layers of hybrid pixels (SPD) 2 layers of silicon drift detector (SDD) 2 layers of silicon strips (SSD) MAPs.
Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.
IWLC 2010 – Ivan Peric 1 Particle pixel detectors in high-voltage CMOS technology Ivan Peric University of Heidelberg.
Tera-Pixel APS for CALICE Jamie Crooks, Microelectronics/RAL SRAM Column Concept.
First tests of CHERWELL, a Monolithic Active Pixel Sensor. A CMOS Image Sensor (CIS) using 180 nm technology James Mylroie-Smith Queen Mary, University.
Foundry Characteristics
J. Crooks STFC Rutherford Appleton Laboratory
Power Pulsing in Timepix3 X. Llopart CLIC Workshop, January
Ivan Peric, CLIC Workshop HVCMOS for CLICPix V2.
AMS HVCMOS status Raimon Casanova Mohr 14/05/2015.
Pixel Read-Out architectures for the NA62 GigaTracker G. Dellacasa (1), A. Cotta Ramusino(3), M. Fiorini(3), P. Jarron(2) J. Kaplon(2), A. Kluge(2), F.
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
UK Activities on pixels. Adrian Bevan 1, Jamie Crooks 2, Andrew Lintern 2, Andy Nichols 2, Marcel Stanitzki 2, Renato Turchetta 2, Fergus Wilson 2. 1 Queen.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.
26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.
10th Trento Workshop on Radiation Detectors HVCMOS Sensors for LHC Upgrade Felix Michael Ehrler, Robert Eber Daniel Münstermann, Branislav Ristic, Mathieu.
Developments in CMOS for strip detectors
REQUIREMENTS FOR A NEW PIXEL CHIP L. Demaria - Torino INFN Lino Demaria - New Pixel Chip - Torino 01/06/2011.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC Gianluca Traversi 1,2
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
HVCMOS ABC 130 Implications Francis 20/02/14FA1. Standard Stereo 20/02/14FA2 Tony’s slide.
Monolithic and Vertically Integrated Pixel Detectors, CERN, 25 th November 2008 CMOS Monolithic Active Pixel Sensors R. Turchetta CMOS Sensor Design Group.
VeloPix: The Pixel ASIC for the LHCb VELO Upgrade Kurt Rinnert (University of Liverpool) On behalf of the LHCb VELO group VERTEX 2015, Santa Fe,
UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
Ideas on MAPS design for ATLAS ITk. HV-MAPS challenges Fast signal Good signal over noise ratio (S/N). Radiation tolerance (various fluences) Resolution.
Pixel structure in Timepix2 : practical limitations June 15, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
The trigger-less readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 31 March 20161Dirk Wiedner.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
KIT – Universität des Landes Baden-Württemberg und nationales Forschungszentrum in der Helmholtz-Gemeinschaft Status of HVCMOS Developments.
End OF Column Circuits – Design Review
3D CMOS monolithic 3-bit resolution pixel sensor with fast digital pipelined readout Olav Torheim, Yunan Fu, Christine Hu-Guo, Yann Hu, Marc Winter.
Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg
LHC1 & COOP September 1995 Report
Digital readout architecture for Velopix
Iwaki System Readout Board User’s Guide
TDC per 4 pixels – End of Column Approach
HV-MAPS Designs and Results I
CAM in L1 pixel trigger architecture
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
Ivan Peric for ATLAS and CLIC HVCMOS R&D and Mu3e Collaborations
Chess2 Review ASIC Configuration
TPC electronics Atsushi Taketani
Keyboard/Display Controller (8279)
Global chip connections
SVT detector electronics
Preliminary design of the behavior level model of the chip
Presentation transcript:

Ivan Peric, Monolithic Detectors for Strip Region 1 CMOS periphery

Ivan Peric, Monolithic Detectors for Strip Region 2 CMOS periphery: detector types Embedded pixel sensor With readout cells on the periphery With readout cells in the active region With continuous readout With trigger readout Segmented strip detector with hit-buffer based multiplexing With/without digital z encoding Segmented strip detector with lossy constant-delay-multiplexing (readout latency only 80ns) With/without digital z encoding

Ivan Peric, Monolithic Detectors for Strip Region 3 HVCMOS sensor types N-Well CMOS N-Well Variant 1 PMOS not isolated Variant 2 PMOS isolated with a deep P-well Type A – smart diodeType B – HVMAPS CMOSN-Well CMOS PMOS must be isolated with a deep P-well

Ivan Peric, Monolithic Detectors for Strip Region 4 Readout types: in-pixel hit processing (embedded pixel sensor) RAM/ROM Hit flag Priority scan logic Time stampData bus Read RowAddr + TS One RO cell /pixel Shift register in-pixel hit processing Matrix size M x N Output data width ln(N)=n+TS Periphery ~ 1% - 1.5% Readout cell function – time stamp is stored when hit arrives Hit data are stored until the readout Priority logic controls the readout order RO cell size in 0.18um ~ 7um x 40um (with comparator and thr-tune DAC) Without comparator: 7um x 20um Example: Pixel size 80um x 320um Chip size: ~ 2cm x 2cm Number of pixels: 256 x 64 Size of periphery with comparators: 2cm x 224um (1.12%) Size of periphery without comparators: 2cm x 112um (0.6%) Comparator and Thr tune DAC Pixel contains a charge sensitive amplifier and optionally a discriminator with a threshold tune DAC CSA Comparator Concept: Every pixel has its own readout cell, placed on the chip periphery

Ivan Peric, Monolithic Detectors for Strip Region 5 Readout types: in-pixel hit processing with trigger (embedded s.) RAM/ROMHit flag Priority scan logic Time stamp Data bus Read RowAddr + TS One RO cell /pixel Shift register In-Pixel hit processing Matrix size M x N Output width n+TS Periphery ~ 1.5% Delayed TS and trigger Readout cell function – time stamp is stored when hit arrives The stored time stamp is compared with the current time stamp If trigger arrives with the correct latency, the triggered hit flag is set Priority logic controls the readout order Estimated cell size in 0.18um without comparator ~ 7um x 40um Example: Pixel size 80um x 320um Chip size: ~ 2cm x 2cm Number of pixels: 256 x 64 Size of periphery without comparator: 2cm x 224um (1.12%) Triggered hit flag Pixel contains a charge sensitive amplifier and a discriminator with threshold tune DAC CSA Comparator Concept: Every pixel has its own readout cell, placed on the chip periphery

Ivan Peric, Monolithic Detectors for Strip Region 6 In-pixel hit processing with the RO placed in active area RAM/ROMHit flag Priority scan logic Time stamp Data bus ReadDelayed TS and trigger The implementation of the whole readout in active region requires deep P-Well No digital periphery required Triggered hit flag N-Well CSA Comparator Concept: Every pixel has its own readout cell, placed in the pixel itself (active area) Smart diode implementation

Ivan Peric, Monolithic Detectors for Strip Region 7 In-pixel hit processing with the RO placed in active area N-Well HVMAPS implementation

Ivan Peric, Monolithic Detectors for Strip Region 8 Segmented strip detector with hit-buffer based multiplexing

Ivan Peric, Monolithic Detectors for Strip Region 9 Segmented strip detector with hit-buffer based multiplexing

Ivan Peric, Monolithic Detectors for Strip Region 10 Segmented strip detector with hit-buffer based multiplexing

Ivan Peric, Monolithic Detectors for Strip Region 11 Segmented strip detector with hit-buffer based multiplexing

Ivan Peric, Monolithic Detectors for Strip Region 12 Segmented strip detector with hit-buffer based multiplexing

Ivan Peric, Monolithic Detectors for Strip Region 13 Segmented strip detector with hit-buffer based multiplexing

Ivan Peric, Monolithic Detectors for Strip Region 14 Segmented strip detector with hit-buffer based multiplexing 1 Segmented strip Output width 1 + TS Small periphery (<1%) Pad-area dominates Shift register CSA Comparator Hit Pixel synch 25ns clock FIFO Shift reg. TS HitTS ff srsr Ck hit RAM Full flag Write prio. logic Data In Hit EoC buffer Read prio. logic

Ivan Peric, Monolithic Detectors for Strip Region 15 Segmented strip detector with hit-buffer based multiplexing n Segmented strip with digital row encoding Output width n+ TS Small periphery (<1%) Pad-area dominates Scrambled address when more than a hit/column A few cells /column Shift register CSA Comparator Address ROM AddressHit synch 25ns clock FIFO Shift reg. TS AddressHitTS ff srsr Ck Address Sync Address, hit hitRAM Full flag Write prio. logic Data In Data bus EoC buffer Hit Read prio. logic Pixel EoC buffer Read

Ivan Peric, Monolithic Detectors for Strip Region 16 Scheme that copes with hit multiplicity Segmented strip with digital row encoding Output width n+ TS Small periphery (<1%) Pad-area dominates Scrambled address when more than two hits/column Shift register CSA Comparator AddressDownHit Pixel AddressUp nnnn

Ivan Peric, Monolithic Detectors for Strip Region 17 Column mapping Multiple hits/column unlikely Multiple hits/column possible due to charge sharing

Ivan Peric, Monolithic Detectors for Strip Region 18 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2

Ivan Peric, Monolithic Detectors for Strip Region 19 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2

Ivan Peric, Monolithic Detectors for Strip Region 20 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2 012

Ivan Peric, Monolithic Detectors for Strip Region 21 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output A B

Ivan Peric, Monolithic Detectors for Strip Region 22 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2

Ivan Peric, Monolithic Detectors for Strip Region 23 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2

Ivan Peric, Monolithic Detectors for Strip Region 24 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2 010

Ivan Peric, Monolithic Detectors for Strip Region 25 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output C

Ivan Peric, Monolithic Detectors for Strip Region 26 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2

Ivan Peric, Monolithic Detectors for Strip Region 27 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2

Ivan Peric, Monolithic Detectors for Strip Region 28 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2 012

Ivan Peric, Monolithic Detectors for Strip Region 29 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output A D

Ivan Peric, Monolithic Detectors for Strip Region 30 Segmented strip detector with lossy constant-delay-multiplexing ACDB Output 1 Output 2

Ivan Peric, Monolithic Detectors for Strip Region 31 Segmented strip detector with lossy constant-delay-multiplexing 1 Segmented strip Output width 8x8 Constant delay Small periphery (<1%) Pad-area dominates Hit loss when more than 8 hits/BC 8x8 Pipeline structure f a f a f a f f a a f ff ffm 1 FF inc Addr 3-bit adder en chan in m Addr en in 8 inc 1 Demux with en Chan0-14 Chan15 Chan16-30 ROM FFs: 2304

Ivan Peric, Monolithic Detectors for Strip Region 32 Segmented strip detector with lossy constant-delay-multiplexing n Segmented strip with binary row encoding Output width 8x(8+n) Constant delay Small periphery (<1%) Pad-area dominates Hit loss when more than 8 hits/BC 8x8 Pipeline structure f a f a f a f f a a f ff ff 1 inc en chan en inc 1 Chan0-14 Chan15 Chan16-30 f n ff addr nn n n in f n ff nn n FFs: 6912

Ivan Peric, Monolithic Detectors for Strip Region 33 Segmented strip detector with analog row encoding CSA Comparator Analog address-encoding Segmented strip with analog row encoding Analog z-encoding Output width m No periphery