Eye-RIS. Vision System sense – process - control autonomous mode Program stora.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Comparison of Altera NIOS II Processor with Analog Device’s TigerSHARC
DSPs Vs General Purpose Microprocessors
Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Programmable Interval Timer
Microprocessors General Features To be Examined For Each Chip Jan 24 th, 2002.
EEE226 MICROPROCESSORBY DR. ZAINI ABDUL HALIM School of Electrical & Electronic Engineering USM.
Processor System Architecture
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
Microprocessors. Microprocessor Buses Address Bus Address Bus One way street over which microprocessor sends an address code to memory or other external.
The ARM7TDMI Hardware Architecture
Week 2 Dr. Kimberly E. Newman Hybrid Embedded Systems.
Configurable System-on-Chip: Xilinx EDK
Introduction to ARM Architecture, Programmer’s Model and Assembler Embedded Systems Programming.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
ASPPRATECH.
Prardiva Mangilipally
Microcontroller based system design
Microprocessor and Microcontroller Based Systems
Computer Organization and Assembly language
BLDC MOTOR SPEED CONTROL USING EMBEDDED PROCESSOR
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
INPUT-OUTPUT ORGANIZATION
Ehsan Shams Saeed Sharifi Tehrani. What is DSP ? Digital Signal Processing (DSP) is used in a wide variety of applications, and it is hard to find a good.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 1 Introduction. Computer Architecture selecting and interconnecting hardware components to create computers that meet functional, performance.
Computer Architecture and Organization
1 Sensors and Measurements Penderia & Pengukuran ENT 164 Signal Processing Elements Hema C.R. School of Mechatronics Engineering Northern Malaysia University.
Motivation Mobile embedded systems are present in: –Cell phones –PDA’s –MP3 players –GPS units.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
MICROPROCESSOR INPUT/OUTPUT
1 Nios II Processor Architecture and Programming CEG 4131 Computer Architecture III Miodrag Bolic.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
A RISC ARCHITECTURE EXTENDED BY AN EFFICIENT TIGHTLY COUPLED RECONFIGURABLE UNIT Nikolaos Vassiliadis N. Kavvadias, G. Theodoridis, S. Nikolaidis Section.
Basic Architecture Lecture 15. In general, if the number of bits is n, then the number of different combinations of 0s and 1s that can be made is 2 n.
ALTERA FPGAs and NIOSII
NIOS II Ethernet Communication Final Presentation
EEE440 Computer Architecture
Computer Architecture And Organization UNIT-II General System Architecture.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
AT91 Products Overview. 2 The Atmel AT91 Series of microcontrollers are based upon the powerful ARM7TDMI processor. Atmel has taken these cores, added.
Electronic Analog Computer Dr. Amin Danial Asham by.
A Programmable Single Chip Digital Signal Processing Engine MAPLD 2005 Paul Chiang, MathStar Inc. Pius Ng, Apache Design Solutions.
What is a Microprocessor ? A microprocessor consists of an ALU to perform arithmetic and logic manipulations, registers, and a control unit Its has some.
Overview von Neumann Architecture Computer component Computer function
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Fundamentals of Programming Languages-II
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
ARM7 Architecture What We Have Learned up to Now.
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
Nios II Processor: Memory Organization and Access
Embedded Systems Design
Introduction of microprocessor
Number Representations and Basic Processor Architecture
Introduction to Microprocessor Programming
The ARM Instruction Set
Course Outline for Computer Architecture
Microprocessor Architecture
ADSP 21065L.
Computer Architecture Assembly Language
Presentation transcript:

Eye-RIS

Vision System sense – process - control autonomous mode Program stora

Outline hardware  system overview  AnaFocus, SIS Q-Eye chip  DiCop  ALTERA NIOS II RISC uP, MLP software  development environment

System overview Early-processing  Extract information from the image flow  Output: reduced set of data  Pixel-wise simultaneous processing Not a loop! Post-processing  Inputs are abstract entities  Output complex decisions

System overview Two main parts:  Smart Image Sensor (SIS) – Q-EYE chip  RISC processor – Altera Nios

Q-Eye chip 176 x 144 (QCIF) resolution Each cell:  Multi-mode optical sensors  Pixel memories  Linear and non-linear analogue processors  Binary processors  Interconnected with 8 neighbours

Q-Eye chip „This means that each pixel can both sense the corresponding spatial sample of the image and process this data in close interaction and cooperation with other pixels.” „Smart Image Sensor Q-Eye is also called Focal-Plane Processor (FPP) because it processes images at the same physical layer where they are sensed.”

Conventional Vision System Be aware of the data size of F!

Eye-RIS Vision System In this case: f << F

Architecture of the Q-Eye chip

The cell array 176x144 interconnected sensing-processing cells. Each of these cells contains mixed-signal circuitry capable of:  Sensing images; including adaptive linear and high-dynamic range acquisition  Storing up to 7 grey scale images and up to 4 binary images  Performing grey-scale image additions, subtraction and multiplication by a constant  Performing spatio-temporal image filtering (low-pass, high pass, band pass and stop band) with programmable bandwidth.  Performing grey scale image convolutions  Performing grey scale to binary, and binary to grey scale conversions  Performing generic combinational and sequential binary operations  Performing Hit-and-Miss binary operations  Real-time loading and downloading of images  Ultra fast calculation and input/output of certain image features such as centroids, mean values, pixel coordinates…

Block Diagram of a Q-Eye cell

Altera Nios II General-purpose RISC processor core.  Harvard architecture.  Full 32-bit instruction set, data path, and address space.  32 general-purpose registers.  32 external interrupt sources.  Single-instruction 32 x 32 multiply and divide producing a 32-bit result.  Single-instruction barrel shifter.  Access to a variety of on-chip peripherals, and interfaces to off-chip memories and peripherals through Avalon Bus.  Hardware-assisted JTAG debug module enabling processor start, stop, step and trace.  Instruction and Data Cache Memory.  JTAG Debug Module.  Exception and interrupt controller.

Summary of Q-Eye chip Chip: Q-Eye Technology: 0,18 um Power Supply: Dual (1.8 V, 3.3 V) # of Processor Elements array: 176×144 Accuracy: ~8bit Density of Processor Elements: 422 PE × mm 2 Die Size: 60 mm 2 Package size: 64×67×63 mm Power Consumption of system: 700mW Maximum frame rate: > I/O type: Binary or grayscale type images

Software Eye-RIS ADK  Nios II: ANSI C/C++  Q-EYE: CFPP

Programming

Programming Q-Eye chip The CFPP Image Processing Library (IPL)  Spatio-temporal filters  Arithmetic operation between images  Thresholding  Morphological and logic binary operations The Extended Image Processing Library (EIPL)  Blob management  Classifying functions  Linear and non-linear digital processing of grey-level images  Geometrical transformations

Programming Altera Nios II C,C++, Assembly The Eye-RIS Basic Library (EBL):  Control the execution of the CFPP code  I/O management  Sending and/or receiving images to/from the PC either to be displayed or saved to disk  Printing error or information messages to a console  Timer management

Programming Eye-RIS (sync)

Programming Eye-RIS (async)

CFPP global memories // Declaration extern fpp_int value; extern fpp_bool flag; extern fpp_time texp; // Access void foo() { value = 123; int foo = value; if(flag) { FPPTime_write(texp, 500); int readTExp = FPPTime_read(texp); }

DEMO