מבנה מחשב תרגול 2 מונים. Counters תירגול 2 - מבנה מחשב3 Edge Triggering Important Issue:  The T Flip-Flop and the JK Flip-Flop 1-1 option are not stable.

Slides:

Advertisements

Similar presentations

COUNTERS Counters with Inputs Kinds of Counters Asynchronous vs

Advertisements

1 Fundamentals of Computer Science Sequential Circuits.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Practice Problems 2 Latch and Flip Flop ©Paul Godin Created September 2007 Last edit Aug 2013.

Logical Circuit Design Week 11: Sequential Logic Circuits Mentor Hamiti, MSc Office ,

RIPPLE COUNTERS A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The input pulses.

Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6

Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.1, 7.2 Counters.

ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.

CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.

ECE 331 – Digital System Design Counters (Lecture #18)

M.S.P.V.L. Polytechnic College, Pavoorchatram

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

Sequential Circuit Introduction to Counter

A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:

Registers and Counters

Counters  A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship.

A presentation on Counters

Counter Section 6.3.

ECE 301 – Digital Electronics Counters (Lecture #16)

Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.

Elevator Controller We’re hired to design a digital elevator controller for a four-floor building st try: Design a counter that counts up.

Circuit, State Diagram, State Table

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.

Rabie A. Ramadan Lecture 3

Chap 4. Sequential Circuits

1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.

Counters Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The Islamic University.

1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.

Counters By Taweesak Reungpeerakul

Counter Classification Count modulus (MOD) – total number of states in the counter sequence Counter triggering technique – positive edge or negative edge.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.

Digital Design Lectures 11 & 12 Shift Registers and Counters.

 Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences.

Asynch 1.1 Asynchronous Counters 1 ©Paul Godin Last Edit Sept 2009.

CHAPTER 8 - COUNTER -.

Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,

9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.

Digital Logic Design.

מבנה מחשב תרגול 1 מבוא, אריתמטיקה בסיסית – ייצוג גרפי.

Digital Circuits State Reduction and Assignment State Reduction reductions on the number of flip-flops and the number of gates a reduction in the.

DESIGN OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.

Decade Counter (BCD Counter). Introduction A counter which is reset at the 10 th clock pulse is called decade counter. The decade counter is otherwise.

1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.

Digital Electronics.

Learning to Design Counters

Modulo-N Counters According to how they handle input transitions –Synchronous –Asynchronous.

Counters Computer Organization I 1 June 2010 © McQuain, Feng & Ribbens JK Flip-flop The JK flip-flop takes two data inputs and updates its.

Basic Counters: Part I Section 7-6 (pp ).

1 Lecture #13 EGR 277 – Digital Logic Sequential Counters Counters are an important class of sequential circuits. Counters follow a predetermined sequence.

1 Lecture #14 EGR 277 – Digital Logic Self-starting counters Counters are considered to be self-starting if all unused counts eventually lead to the correct.

7. Latches and Flip-Flops Digital Computer Logic.

1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.

UP/DOWN SYNCHRONOUS COUNTERS An up/down counter is one that is capable of progressing in either direction through a certain sequence. An up/down counter,

FLIP FLOPS Binary unit capable of storing one bit – 0 or 1

מבנה מחשב תרגול 3.

Sequential Circuit: Counter

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin

CSCE 211: Digital Logic Design

Digital Electronics and Logic Design

Presentation transcript:

מבנה מחשב תרגול 2 מונים

Counters

תירגול 2 - מבנה מחשב3 Edge Triggering Important Issue:  The T Flip-Flop and the JK Flip-Flop 1-1 option are not stable since they are “toggle” operations.  From now all FFs are assumed down edge- triggered: Values are changed not when the clock is up, but at the exact moment the clock goes down – notice the circle notation  Edge Triggering mechanism can be seen in the lecture.

תירגול 2 - מבנה מחשב4 New Approach To Flip-Flops (1) Formerly, we presented each flip-flop’s Truth Table, i.e. the output as a function of former state (former output) and the inputs Former State InputOutput T Flip-Flop Example

תירגול 2 - מבנה מחשב5 New Approach To Flip-Flops (2) A new Approach: For each former output and desired output combination, what inputs do we need to transform from current to desired? This approach is more useful when creating counters.

תירגול 2 - מבנה מחשב6 New Approach To Flip-Flops (3)

תירגול 2 - מבנה מחשב7 Flip-Flop Concatenation T Flip-Flop has an interesting Attribute: (In red, is the clock down-edge)

תירגול 2 - מבנה מחשב8 Flip-Flop Concatenation (2) But doesn’t that resemble counting in binary?

תירגול 2 - מבנה מחשב9 Asynchronic Counter So we can use this attribute to create a simple n-digit binary counter.  (shown here with the equivalent 1-1 state JK Flip-Flop)

תירגול 2 - מבנה מחשב10 BCD Counter Can we count in a radix which is not ? Yes, we can even create a binary-coded decimal (BCD) Counter:

תירגול 2 - מבנה מחשב11 BCD Counter (2) To create it we used the diagram:

תירגול 2 - מבנה מחשב12 BCD Counter Concatenation If we can count to 10 (exclusive) we can count to 100, 1000 and so on…

תירגול 2 - מבנה מחשב13 BCD Counter Two problems:  Developing a custom-made, efficient, asynchronic counter, such as the BCD counter is difficult!  What if we want to create a non-consecutive counter easily?

תירגול 2 - מבנה מחשב14 Counting Sequence A cyclic sequence of binary numbers. For instance: 0,1,2,4,5,6,0,1,2,4,…

תירגול 2 - מבנה מחשב15 Synchronic Counter We want to implement a mechanism for counting in a given counting sequence. We’ll focus independently on each digit and the changes it undergoes.

תירגול 2 - מבנה מחשב16 Building A Sync. Counter Algorithm:  Choose a Flip-Flop type to use.  To each digit (column), allocate a Flip-flop.  For each digit (column) create a truth table in the following manner: For each state (line) do:  Mark state in current line as  Mark state in next line as  Determine the desired FF’s inputs by the tables. Those inputs are actually function results in the truth table. Simplify the truth table and implement the function

תירגול 2 - מבנה מחשב17 3-Bit Sync. Counter using T Flip-Flops (2)

תירגול 2 - מבנה מחשב18 3-Bit Sync. Counter using T Flip-Flops (1)

תירגול 2 - מבנה מחשב19 3-Bit Sync. Counter using T Flip-Flops (3)

תירגול 2 - מבנה מחשב20 3-Bit Sync. Counter using T Flip-Flops (3)

תירגול 2 - מבנה מחשב21 3-Bit Sync. Counter using T Flip-Flops (4)

תירגול 2 - מבנה מחשב22 Example using JK Flip-Flops (2)  Shown for the 0,1,2,4,5,6,0,1,2,4,5,6,… example We’ll do C as an example.

תירגול 2 - מבנה מחשב23 Example using JK Flip-Flops (1)

תירגול 2 - מבנה מחשב24 Example using JK Flip-Flops (3) JC: KC: 0XX1 0XX XX1X XX1X

תירגול 2 - מבנה מחשב25 Example using JK Flip-Flops (4)