Midterm Presentation Project Name: Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor:

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

INPUT-OUTPUT ORGANIZATION
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
1 Fall 2005 Local Serial Asynchronous Communication Qutaibah Malluhi Computer Science and Engineering Qatar University.
Performed by: Gadit Ben-Habib Dan Porat Instructor: Inna Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:
High speed digital systems laboratory Part A - Presentation Project Name: Serial Communication Analyzer Presenter Name: Igal Kogan Alexander Rekhelis.
DMX512 Programmable Theater Lighting Controller Jeff Sand and Kris Kopel Advisor: Dr. Don Schertz.
Presented by: Reshef Schreiber Itay Leibovich Instructed by: Eran Segev.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Presenting: Yaron Yagoda Kobi Cohen VERSITILE COMMUNICAION BETWEEN MULTI DSPS Digital Systems Laboratory Spring 2003 Supervisor: Isaschar Walter Final.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of.
Project name: Interface of DSP to Peripherals of PC Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.
DMX512 Programmable Theater Lighting Controller Jeff Sand and Kris Kopel Advisor: Dr. Don Schertz May 8, 2001.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Mid-Term Presentation.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
Intelligent Phone Service Selector Senior Design Project 2006 Advisor: Sandip Kundu Members: Adam Conway Anh Bao Nguyen (manager) Areej Pirzada Dan Verdolino.
Performed by: Alex Shpiner Eyal Azran Instructor: Boaz Mizrachi המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Performed by: Alex Shpiner Eyal Azran Instructor: Boaz Mizrachi המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Interface of DSP to Peripherals of PC Spring 2002 Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Serial Communications Standards (Partly Excerpted from Simpl Primer) Cabling Configuration Protocol.
ECE 371- Unit 11 Introduction to Serial I/O. TWO MAJOR CLASSES OF SERIAL DATA INTERFACES ASYNCHRONOUS SERIAL I/O - USES “FRAMING BITS” (START BIT AND.
Chapter 10 Input/Output Interface Circuits and LSI Peripheral Devices
INPUT-OUTPUT ORGANIZATION
Wireless PC-Peripherals Communication via Blue Tooth (D0130 project)
Technology Training that Works Hands of Data Communications, Networking & TCP/IP Troubleshooting.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Transmission Modes Serial Transmission  One bit is transmitted on a circuit at a time  Usually there is one transmit circuit and one receive circuit.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
UART and UART Driver B. Ramamurthy.
Software; Nature, Capabilities and Limitations: describe the need for interfacing with peripherals storage devices, input and output devices and display.
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
GBT Interface Card for a Linux Computer Carson Teale 1.
Microprocessors 2 lesson Subjects lesson 7 Planning Interrupts Serial communication /USART Questions.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
1 Transmission of Digital Data : Interface and Modems.
Presented by: Reshef Schreiber Itay Leibovitz Instructed by: Eran Segev.
Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter/Spring.
TOPIC 6 INPUT/OUTPUT AND INTERFACING. 6.1 Input/output Operation Content Definition Data Transfering Technique Direct transfer Interrupt Direct Memory.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Semester A final Presentation.
P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.
© 2009, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction  Purpose:  This course provides an overview of the serial communication.
Digital Interfaces An interface links two devices Interface Standards define: – mechanical specifications - how many wires & connector type –electrical.
Review: The physical layer. Bandwidth/Capacity bit rate/baud rate How to determine the number of bits per symbol? Relation between the bandwidth and capacity:
1 Chapter Overview Modems The Internet and Web Browsers.
1 Performed by: Kobi Cohen,Yaron Yagoda Instructor: Zigi Walter המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Performed by: Yarovoy Boris Dubossarsky Maxim Instructor: Michael Itzkovitz המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
©F.M. Rietti Communication Lines Fundamentals. ©F.M. Rietti LM-18 Computer Science SSI Embedded Systems I 2 Communication Lines Generally used to connect.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
8255:Programmable Peripheral Interface
8251 USART.
BASICS OF SERIAL COMMUNICATIONS BIRLA VISHWKARMA MAHAVIDYALAYA ELECTRONICS & TELECOMMUNICATION DEPARTMENT PRESENTING BY: ABHISHEK SINGH AMANDEEP.
Modem. Introduction: A modem [Modulator -Demodulator] is a device. Data communication means transmitting digital information form one computer to other.
NARNARAYAN SHASTRI INSTITUTE OF TECHNOLOGY Prepared by: Wasu Ichcha kaur H Bhalani Nidhi M Dhakate Megha D MICROCONTROLLER.
Voice Manipulator Department of Electrical & Computer Engineering
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Project guide B. SUBBULAKSHMI M. E Assistant Professor C. A. R
UART and UART Driver B. Ramamurthy.
DATA COMMUNICATION Lecture-21.
UART and UART Driver B. Ramamurthy.
CHAPTER SERIAL PORT PROGRAMMING. Basics of Serial Communication Computers transfer data in two ways: ◦ Parallel  Often 8 or more lines (wire.
Chapter 6 Transmission of Digital Data Interfaces and Modems
Presentation transcript:

Midterm Presentation Project Name: Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter 2001/2

Project Goals Implementation of testing and debugging device for serial communication protocol RS-232 and DSP protocol McBSP. Both protocols are encoded and/or decoded by Altera FPGA. Also PCI Interface protocol, that implemented in PCI MegaCore, is managed by Altera FPGA. The design will base on Altera Flex PCI Development Kit and the external devices will connect through bridges that are specially designed as RS-232 and McBSP protocols buffers.

Abstract The device will manage the data in several ways: 1) As data buffer it will transfer the data from the input device to the output device. 2) As communication analyzer it will read the data from input, send it to PC through PCI Bus for processing, and according to user commands will send the updated data to output. Note: Since the communication is bi-directional, input and output devices can be switched constantly.

Highlights of RS232 protocol RS-232 is an electrical interface standard between Data Terminal Equipment (DTE) and Data Circuit-Terminating Equipment (DCE) such as modems, PALM, mouse and so. RS-232 is used for asynchronous data transfer as well as synchronous links.asynchronous It appears under different incarnations such as RS-232C, RS-232D, V.24, V.28 or V.10 but essentially all these interfaces are interoperable.

Highlights of McBSP protocol –Full-duplex communication –Double-buffered data registers, which allow a continuous data stream –Independent framing and clocking for receive and transmit –Direct interface to industry-standard analog interface chips (AICs), and other serially connected analog-to-digital (A/D) and digital-to-analog (D/A) devices –External shift clock or an internal, programmable frequency shift clock for data transfer –Autobuffering capability through the 5-channel DMA controller.

Abstract (cont.) RS-232 McBSP Serial Communication Analyzer

System Block Diagram Altera Flex PCI Development Kit PCI RS-232 Communication Device McBSP Communication Device RS-232 Communication Device McBSP Communication Device WinDriver GUI

Altera PCI Development Board

Hardware All hardware will be implemented on Altera FLEX PCI Development Kit. One channel for RS-232 communication is already placed on the kit. The implementation of the second RS-232 communication channel that connects to the Altera on the kit and also the implementation of the connections between two McBSP channels on DSP board to the Altera on the kit board are currently in progress. We already purchased all needed elements and we will finish the rest of the pin connections shortly.

RS-232 pin out (addition)

PC Com Port - EIA-574 RS-232 pin out DB-9 pin used for Asynchronous Data

McBSP pin out (addition)

McBSP Interface Signals PinI/O/Z † Description CLKRI/O/ZReceive clock CLKXI/O/ZTransmit clock CLKSIExternal clock DR IReceived serial data DX O/ZTransmitted serial data FSRI/O/ZReceive frame synchronization FSXI/O/ZTransmit frame synchronization

Software We are currently focused on RS232 protocol implementation. The communication can be handled at: 1200, 2400, 4800, 9600, baud rate. In the future the rates can be increased if needed. The communication rate and condition (with or without handshake) will be determined by the GUI through the WinDriver. Control Logic block will provide the proper interactions between PCI Core and RS232 or McBSP communication blocks (by local bus).

System modules diagram (FPGA) RS-232 Protocol RS-232 Protocol McBSP Protocol McBSP Protocol Control Logic PCI MegaCore

PCI Core PCI Core PCI Bus Local Bus חלוקת ה -PCI Core ליחידות לוגיות, כפי שמומש ע ” י חברת Altera. תפקידו למנשק בין ה -PCI Bus לבין Control Logic Block.

FPGA block diagram

Schedule Phase1 – Hardware Design Phase2 – Software Design Phase3 – Debug OctNovDecJanFebMarAprMayJunJul Phase 1 Phase 2 Phase 3 Schedule milestones are:

Schedule (cont.) לוח זמנים: 12/2001 – 01/2002 : הרכבת הפרוייקט, בדיקת התכנון – RS /12/ הצגת דו"ח אמצע לצוות מעבדה. 30/12/ הרכבת החומרה. 01/01/ יציאה למילואים של אחד מאנשי הצוות. 14/01/ סיום מימוש פרוטוקול RS /01/ בדיקות עבודת הפרוטוקול RS /01/ בדיקות עבודת הפרוטוקול RS איתור תקלות. 04/02/ הכנות לבחינות סוף סמסטר. 02/2002 – 03/2002 : בחינות סוף סמסטר. 03/2002 : הצגת חלק א' - הצגת כרטיס כולל בדיקות ראשוניות, עבודה בפרוטוקול RS-232.

תודה רבה Serial Communication Analyzer