Compact Flash for CoolRunner™-II CPLDs. Quick Start Training Agenda Introduction What is Compact Flash? CoolRunner-II Implementation Block Diagram Applications.

Slides:



Advertisements
Similar presentations
6-April 06 by Nathan Chien. PCI System Block Diagram.
Advertisements

Ali Baydoun1 Controllers (hard drive controllers).
INPUT-OUTPUT ORGANIZATION
Smart Card Reader. Quick Start Training Agenda Smart Card Introduction ISO 7816 Standard Smart Card Operation CoolRunner-II Smart Card Reader CoolRunner-II.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
Memory Basics. 8-1 Memory definitions Memory is a collection of cells capable of storing binary information. Two types of memory: –Random-Access Memory.
Basic Input Output System
Introduction to Information Technology: Your Digital World © 2013 The McGraw-Hill Companies, Inc. All rights reserved.Using Information Technology, 10e©
Professor Michael J. Losacco CIS 1110 – Using Computers System Unit Chapter 4.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage.
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
6. The CPU and Memory Chapt. 7.
INPUT-OUTPUT ORGANIZATION
EKT 221 Digital Electronics II
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
A+ Guide to Managing and Maintaining Your PC, 7e Chapter 1 Introducing Hardware.
Computer Organization CSC 405 Bus Structure. System Bus Functions and Features A bus is a common pathway across which data can travel within a computer.
1 Chapter Overview CD-ROM and DVD Drives Advanced Hard Disk Drives SCSI Drives.
CoolRunner ™ -II CPLDs in Cell Phone Security. Quick Start Training Overview Application Example: Cell Phone Security Feature Overview Shadow RAM based.
Memory Hierarchy Registers Cache Main Memory Fixed Disk (virtual memory) Tape Floppy Zip CD-ROM CD-RWR Cost/Bit Access/Speed Capacity.
Multimedia Hardware. Network LAN- to transfer data inside a local area. WAN – to transfer data in long distance. Ethernet – method for connecting computers.
Computing Hardware Starter.
Ch Review1 Review Chapter Microcomputer Systems Hardware, Software, and the Operating System.
Address Decoding Memory/IO.
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
PCI Team 3: Adam Meyer, Christopher Koch,
EKT 221 : Digital 2 Memory Basics
Introduction of Intel Processors
CoolRunner™- II in PDAs. Quick Start Training Agenda Today’s PDA Add ons Power limitations Where CoolRunner-II fits Future Directions XPATH Demonstration.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
By:Billy Nguyen Teacher: Luce. Introduction Within technological terms, storage mainly refers and relates to computer devices that keep or retains information.
Memory and Storage Dr. Rebhi S. Baraka
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
General Concepts of Computer Organization Overview of Microcomputer.
CHAPTER 4 The Central Processing Unit. Chapter Overview Microprocessors Replacing and Upgrading a CPU.
Input-Output Organization
Mass Data Management for Embedded Systems: Compact Flash Eric Ng, MSME EE281: ESDL December 4, 2002.
AT91 Memory Interface. 2 Features –Up to 8 programmable chip select lines –Remap Command allows dynamic exception vectors –Glue-less for both 8-bit and.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
1.4 Hardware Review. CPU  Fetch-decode-execute cycle 1. Fetch 2. Bump PC 3. Decode 4. Determine operand addr (if necessary) 5. Fetch operand from memory.
Electronic Analog Computer Dr. Amin Danial Asham by.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
MICROPROCESSOR FUNCTION Technician Series Created Mar 2015 gmail.com.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
A+ Second Edition Genetic Computer School Lesson 5 Storage Devices.
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 8.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Memory The term memory is referred to computer’s main memory, or RAM (Random Access Memory). RAM is the location where data and programs are stored (temporarily),
Capability of processor determine the capability of the computer system. Therefore, processor is the key element or heart of a computer system. Other.
HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
CSE1301 Sem July 24, 2003 CSI 121 Structured Programming Language Lecture 1 Computer Systems Overview Lecture 1: Computer Systems Overview.
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
The World Leader in High Performance Signal Processing Solutions SD/SDIO Introduction Cliff Cai.
Instructor: Chapter 2: The System Unit. Learning Objectives: Recognize how data is processed Understand processors Understand memory types and functions.
PCI 9052 소개 권 동혁. Contents 1.Introduction 2.Major features 3.PCI 9052RDK-LITE.
Aditya Dayal M. Tech, VLSI Design ITM University, Gwalior.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
1394 H/W and OHCI Gi-Hoon Jung. 2002/01/162 Agenda Overview of the VITANA board OHCILynx PCI-based Host Controller Overview of the OHCI Spec.
Chapter 7 Input/Output and Storage Systems. 2 Chapter 7 Objectives Understand how I/O systems work, including I/O methods and architectures. Become familiar.
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
1 بسم الله الرحمن الرحيم MEMORY AND I/O. Introduction to 8086 Microprocessor 8086 Pin Configuration Pin Configuration 8086 Architecture & Modes 2.
Business Information Systems/Management Information Systems
Computer Hardware – System Unit
MEMORY DEVICES, CIRCUITS, AND SUBSYSTEM DESIGN
Advanced Technology Attachment
Interfacing Memory Interfacing.
AT91 Memory Interface This training module describes the External Bus Interface (EBI), which generatesthe signals that control the access to the external.
Overview of Computer Architecture and Organization
UNIT-III Pin Diagram Of 8086
Presentation transcript:

Compact Flash for CoolRunner™-II CPLDs

Quick Start Training Agenda Introduction What is Compact Flash? CoolRunner-II Implementation Block Diagram Applications CoolRunner-II features and Compact Flash Summary

Quick Start Training Introduction Extension of PCMCIA (PC Card) specification Compact Flash is intended for a new class of light weight, low power portable devices Compact Flash concept – Capture,retain and transport data, audio and images Extended operation beyond memory storage – I/O devices – Magnetic disk data storage Matchbook sized form factor – Type I (3.3 mm thick) – Type II (5.0 mm thick)

Quick Start Training Compact Flash Overview Host Bus Adapter (HBA) – Interface between host and CF card – Host bus independent 8/16 bit data access – Can access these card functions: Memory – Attribute Memory – Common Memory I/O Space True IDE Mode

Quick Start Training Compact Flash Overview Two types of Compact Flash cards – Compact Flash Memory I/O Space True IDE Mode (required) – ATA Compliant – CF+ Memory I/O Space True IDE Mode (optional) – ATA Compliant

Quick Start Training Compact Flash Overview Data Bus – 8 bit HBA data bus – 16 bit HBA data bus I/O Space – 8 bit registers – 16 bit registers – Can have multiple I/O functions 5V or 3.3V

Quick Start Training Attribute Memory Card Information Structure (CIS) – Base address of 0x000 – Stored in non-volatile memory Configuration and Status Registers – Base address of 0x200 for Compact Flash cards – Base address is specified in CIS for CF+ cards – Configuration Option Register (Mandatory) BASE + 0x00 Enables I/O functions Address decoding IRQ type and status Soft reset

Quick Start Training Attribute Memory – Card Configuration and Status Register (Optional) BASE + 0x02 Status change indication and reporting 8/16 bit I/O mode selection Power level selection (Level 0 or Level 1) Binary audio enable Power down control for power conservation Interrupt pending status – Pin Replacement Register (Optional) BASE + 0x04 Reports status change events I/O Space mode replaces status change pins with other I/O specific signals

Quick Start Training Attribute Memory – Socket and Copy Register (Optional) BASE + 0x06 Drive number Socket number (ignored by CF cards) – I/O Base Registers 0,1 (Optional) BASE + 0x10, BASE + 0x12, etc. Specify base address of I/O specific function registers Can place I/O registers anywhere in the host system’s I/O space Up to 16 bits for each base address Required for multiple function CF+ cards Optional for single function CF+ cards

Quick Start Training Attribute Memory – I/O Limit Register (Optional) BASE + 0x18 Specifies max range of I/O addresses that can be mapped beginning at the base address Optional

Quick Start Training Common Memory Flash Memory for general storage Working memory space typically used to map memory arrays CF cards only have 11 address lines 2k bytes of addressable common memory

Quick Start Training I/O Space May be one or more functions – Memory only – I/O Cards – Multifunction Cards with combinations of memory and I/O functions Examples of I/O functions – GPS – Network – Modem I/O Space re-maps some pins for new functions – Pin Replacement Register has status of memory only pins during I/O configuration – Card powers up as a memory card for HBA to read the CIS data – Card is subsequently configured as I/O function

Quick Start Training True IDE Mode Mandatory for Compact Flash cards Optional for CF+ cards Large amounts of memory – Disk Drives – Emulated Disk Drives using Flash memory Card must include an ATA Host Adapter No drivers needed on host since ATA is standard IBM Microdrive Not included with CoolRunner-II implementation

Quick Start Training CoolRunner-II Implementation CF+ card – Does not support True IDE Mode Attribute Memory – CIS as ROM within CPLD using product terms – Configuration Option Register (COR) – Card Configuration and Status Register (CSR) – Pin Replacement Register (PRR) Common Memory – Intel StrataFlash 28F128J3 – 16 bit data bus

Quick Start Training CoolRunner-II Implementation I/O Space interface – Analog Devices DSP Microcomputer ADSP-218xN – 8 bit bus, easily modified to 16 bits – 80 MHz clock to CPLD from DSP CLKOUT – DSP used in Full Memory Mode using I/O Space – 3 wait states for I/O Space bus cycles – I/O Space Registers Address Register (R/W) Data Register (R/W) Status Register (Read Only) – /IOMS for chip select

Quick Start Training CF+ Card Block Diagram

Quick Start Training CPLD Block Diagram

Quick Start Training CF+ Applications GPS Network interface Bluetooth Modem MP3 Data Storage – Disk drive – Flash memory Digital Camera Cell Phone Hand held games Home video game consoles Non-volatile memory Voice Recorders

Quick Start Training Perfect for CoolRunner-II CPLDs CoolRunner-II CPLDs have 3.3V I/O capability – Compact Flash sockets can be either 5.0V or 3.3V – Cards are checked for voltage capabilities – 5.0V will never reach the I/Os CoolRunner-II Schmitt Triggers are used as required by the Compact Flash Specification CoolRunner-II DualEDGE registers – For use with a slow clock and meet CF timing specifications Ultra low power conserves battery life Low heat generation ideal for small form factor cards

Quick Start Training Summary Compact Flash is used for: – Portable, low power devices – Memory storage – I/O functions CoolRunner-II CPLDs fit the role – Low power – Schmitt Triggers – DualEDGE – 3.3V I/O drive