Through Silicon Vias EECS713 Daniel Herr.

Slides:

Advertisements

Similar presentations

Advertisements

by Alexander Glavtchev

Caleb Serafy and Ankur Srivastava Dept. ECE, University of Maryland

Metal Oxide Semiconductor Field Effect Transistors

By Jonathan Coup.  Crosstalk is the transfer of energy between adjacent conductors due to either capacitive or inductive coupling.  In order for crosstalk.

On-chip inductance and coupling Zeynep Dilli, Neil Goldsman Thanks to Todd Firestone and John Rodgers for providing the laboratory equipment and expertise.

EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Properties of Some Typical Substrate Materials

3D-MAPS: 3D Massively Parallel Processor with Stacked Memory Dae Hyun Kim, Krit Athikulwongse, Michael Healy, Mohammad Hossain, Moongon Jung, et al. Georgia.

Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.

Hao Yu and Lei He Electrical Engineering Dept. UCLA

BabyBEE Defining the Silicon Circuit Board CASPER Workshop August 4, 2008 Bob Conn CTO.

04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)

FUNDAMENTALS OF MULTICHIP PACKAGING

Lecture #25a OUTLINE Interconnect modeling

Microwave Interference Effects on Device,

Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC

Delay and Power Optimization with TSV-aware 3D Floorplanning M. A. Ahmed and M. Chrzanowska-Jeske Portland State University, Oregon, USA ISQED 2014.

THEORETICAL LIMITS FOR SIGNAL REFLECTIONS DUE TO INDUCTANCE FOR ON-CHIP INTERCONNECTIONS F. Huret, E. Paleczny, P. Kennis F. Huret, E. Paleczny, P. Kennis.

LDMOS for RF Power Amplifiers

HIGH DENSITY DESIGN COMPONENT SOLUTIONS. Technology Challenges Market Drivers:  Make it smaller  Make it operate faster  Make it more efficient  Make.

Chip tag A radio-frequency identification system uses tags readers send a signal to the tag and read its response RFID tags can be either passive active.

IC packaging and Input - output signals

Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.

1 High-Speed Digital Test & Measurement Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.

Radio-Frequency Effects in Integrated Circuits

Antennas and Propagation

1 ENE 429 Antenna and Transmission lines Theory Lecture 4 Transmission lines.

CAD for Physical Design of VLSI Circuits

1 Module and stave interconnect Rev. sept. 29/08.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.

Microwave Network Analysis

1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.

Foundry Characteristics

1 Microwave Semiconductor Devices Major Applications Substrate Material Frequency Limitation Device Transmitters AmplifiersSi, GaAs, InP< 300 GHzIMPATT.

1.  Transmission lines or T-lines are used to guide propagation of EM waves at high frequencies.  Examples: › Transmitter and antenna › Connections.

EE464 Digital Systems Packaging Spring, 11 David M. Zar CSE Department Washington University

1 References: A. Sedra and K.C. Smith, Microelectronic Circuits, © Oxford University Press, 5/e, 2004 A.R. Hambley, Electronics, © Prentice Hall, 2/e,

Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.

Terminal Impedances Eq Eq Eq

1 Decoupling Capacitors Requirements Intel - Microprocessor power levels in the past have increased exponentially, which has led to increased complexity.

Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.

Chapter 4: Secs ; Chapter 5: pp

EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.

1 1. Provide better power/ground distribution Increased static capacitance due to thinner core Lower power/ground plane transient impedance due to larger.

LUMPED ELEMENTS ECB 3211 – RF & Microwave Engineering Module - I SOURCE: RF & Microwave Handbook, CRC Press 1.

PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.

The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.

Transmission Line Studies Need to understand data transmission at 640 Mbps along bus tape. Analytic formulae FEA calculations from Roy. Network analyser.

Preamplifier R&D at University of Montreal for the drift chamber J.P. Martin, Paul Taras.

HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.

RF and Microwave Network Theory and Analysis

IC packaging and Input - output signals

Lab2: Smith Chart And Matching

Smith Chart & Matching Anurag Nigam.

A High-Speed and High-Capacity Single-Chip Copper Crossbar

The Role of Light in High Speed Digital Design

EE 201C Project 3 [Due on ] Submit code and report to:

An Illustration of 0.1µm CMOS layout design on PC

First slides: Prof. Stojanovic, MIT Last slides: Prof. Dally, Stanford

EE464 Digital Systems Packaging Spring, 2009

Lattice (bounce) diagram

XMBTM Product 10 Gbps Backplane using Multiwire ® Technology

Multiport, Multichannel Transmission Line: Modeling and Synthesis

EE464 Digital Systems Packaging Spring, 2009

Solid State Electronics ECE-1109

Presentation transcript:

Through Silicon Vias EECS713 Daniel Herr

Why Through Silicon Vias (TSVs)? Demand for Faster, Smaller Chips Allows for Higher Density 3D chips Higher Density –> Higher Bandwidth Lead to significant Interconnect Length reduction vs. Edge Connected Multi-Chip Modules (MCMs) Multi-Chip Module (3)

What is a TSV Via through a Silicon Substrate Generally Copper Via Oxide Layer Bump Interposer Interconnect Multiple TSV Stack-up (1) TSV Layout (1)

Modeling GSG TSV Transmission Line Model Resistance and Inductance behave as normal transmission line Conductivity of the Silicon along with the oxide layer complicate the Model. Equivalent Circuit Model of TSV (1) Equivalent Circuit Model of Interposer (1)

Channel Loss of TSV and Interconnect Effect of Interposer Silicon Conductance (1) Effect of TSV Silicon Conductance (1) Effect of Interposer Oxide Capacitance (1) Effect of TSV Oxide Capacitance (1)

TSVs vs. Edge Connected MCMs TSVs generally allow for shorter trace length The Characteristic Impedance of TSV and interposer are frequency dependent. This can make it very challenging to impedance match. However; the Conductivity of the Silicon Substrate attenuates the reflection. MCM has less loss than TSVs until the frequency is high enough. Characteristic Impedance vs Frequency (1) Channel Loss vs. Frequency (1)

Substrate Coupling Electro-Magnetic Coupling (What we’ve dealt with in class) Because Silicon is a Semi-Conductor, the Conductivity of the Substrate is non-trivial. This leads to Parasitic Substrate Coupling TSV Test Setup (Side) (2) TSV Test Setup (Top-Down) (2)

Effects of Substrate Coupling Voltage Transfer Function From Signal 1 to Signal 2 (2) (2) (2)

References 1: Measurement and Analysis of a High-Speed TSV Channel (Kim, Heegon; Cho, Jonghyun; et al.): http://ieeexplore.ieee.org.www2.lib.ku.edu:2048/xpls/icp.jsp?arnumber=6 268425 2: Trhough Silicon Via and 3-D Wafer/Chip Stacking Technology (Takahashi, Kenji and Sekiguchi, Masahiro): http://ieeexplore.ieee.org.www2.lib.ku.edu:2048/xpl/articleDetails.jsp?tp= &arnumber=6248929&queryText%3Dsilicon+high+speed+signals 3: EECS713 Notes (Professor Allen)