EE198B Senior Project class Fall 2001 San Jose State University.

Slides:



Advertisements
Similar presentations
Malaviya National Institute of Technology
Advertisements

FABRICATION PROCESSES
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Advanced Manufacturing Choices
DSSC and TF Poly-Si Solar Cells Dye-sensitized TiO 2 and thin film poly- silicon solar cells: fabrication and measurements of photon-to-electron conversion.
CMOS Process at a Glance
Applications of Photovoltaic Technologies. 2 Solar cell structure How a solar cell should look like ?  It depends on the function it should perform,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Chapter 7b Fabrication of Solar Cell. Different kind of methods for growth of silicon crystal.
ELEG 620 Solar Electric Power Systems February 25, 2010 Solar Electric Power Systems ELEG 620 Electrical and Computer Engineering University of Delaware.
Cell and module construction. Photovoltaic effect and basic solar cell parameters To obtain a potential difference that may be used as a source of electrical.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Selective Etching Using Argon Plasma By: C. Joseph Lust Advisor: Prof. Kvam.
Applications of Photovoltaic Technologies
Introduction to CMOS VLSI Design Lecture 0: Introduction
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
1 N/P-Channel MOSFET Fabrication By Assoc. Prof Dr. Uda Hashim School of Microelectronic Enginnering KUKUM FOX N-Well Arsenic Implant LDD As+ S/D Implant.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
CNT Based Solar Cells MAE C187L Joyce Chen Kari Harrison Kyle Martinez.
7 Novemeber 2014 Name 1 This report was submitted in compliance with the UNCC Code of Student Academic Integrity ( UNCC Catalog, p 276) AB OP.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
Amorphous Silicon TFT LCD Displays Jonathan Brownstein EECS 277A.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
BioMEMS Device Fabrication Procedure Theresa Valentine 8/19/03.
Introduction to Wafer fabrication Process
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Chapter13 :Metallization
© June 4, 2002 Dr. Lynn Fuller, Motorola Professor RIT Metal Gate PMOS Process Page 1 Rochester Institute of Technology Microelectronic Engineering ROCHESTER.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Substitute beer and pizza?. Basic Silicon Solar Cell Schematic.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Definition History Fabrication process Advantages Disadvantages Applications.
Roughness and Electrical Resistivity of Thin Films Spencer Twining, Marion Titze, Ozgur Yavuzcetin University of Wisconsin – Whitewater, Department of.
Patterning - Photolithography
IC Manufactured Done by: Engineer Ahmad Haitham.
Wisconsin Center for Applied Microelectronics
EE 3311/7312 MOSFET Fabrication
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lithography.
Manufacturing Process I
J. Shawn Addington David T. Wagner
Silicon Wafer cm (5’’- 8’’) mm
Substitute beer and pizza?
Manufacturing Process I
Substitute beer and pizza?
Manufacturing Process I
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

EE198B Senior Project class Fall 2001 San Jose State University

Single Crystal Solar Photocell Team Members: Mack Appleton Sung Min Park Yemane Tsegaye Angel Milano Project Advisor: Dr. David Parent

Project Outline Introduction Initial Testing Design and Simulation. Fabrication of Solar Cells Test Solar Cells Conclusion

Project Objective To design, simulate, establish and document a silicon process base-line traveler for the Single Crystal Solar Photocell. To enhance the relative efficiency of the Solar Photocells by 5%.

Design and Simulation 1.Maximize the efficiency 2.Anti-refraction coating.

Formula & Equations 1. Rs=  L/w (2D) 2. Rs = (Rn+) + (Rbar) + (Rcontact) Rn+ = (  n+ * S)/(n*b) Rbar = (  al*b)/(Wb*n) Rcontact =  c/(Wb*b) 3.  = Pm/Pin = (FF*IL*Voc)/Pin 4. FF : Fill Factor (Im*Vm)/(Isc*Voc) 5. P=I*V= (I^2)*R

Design of Models  Large-grid with AR  Large-grid without AR Small-grid with AR  Small-grid without AR where Large grid : S=3.3 cm, Wb=0.2cm, b=6.6cm, and 2 fingers. Small grid : S=0.75cm, Wb=0.2cm, b=6cm, and 8 fingers

Fabrication of Solar Cells Diffuse donor region Apply aluminum coating to front of wafer Photolithography to define solar cell pattern Etch aluminum to create solar cell pattern Apply anti-reflection coating * Apply aluminum coating to back of wafer Anneal wafers Remove outer edges of wafers

Diffuse Donor Region Spin on phosphorous doped silica glass  Apply 3ml to front of wafer  3000 rpm for 20 seconds Diffuse in furnace  Heat furnace to 1100 o c  Push in wafers ½ inch per 15 seconds  Diffuse for 1 hour  Pull out wafers ½ inch per 15 seconds Makes wafer into a large diode

Apply Aluminum Coating Desire 2 microns thickness Sputter on the aluminum  Accurate and precise  Fast (2 microns onto 8 wafers in 15 min.)  Prone to breaking down - Or - Evaporate on aluminum  Reliable  Slow (2 microns onto 24 wafers in 3 to 4 hours)  Not very precise

Photolithography Apply 3ml photo-resist; Spin for 5000 rpm Soft bake for 90 o c for 30 minutes Place solar cell mask on wafer Place both into wooden and glass holder Expose under lamp for 2 minutes Develop for 15 seconds

Etch Aluminum Etch exposed al using hot sulfuric acid Rinse with DI water Remove remaining PR using plasma etch

Apply Anti-reflection Coating Apply 3ml Titaniumsilicafilm 3000 rpm for 20 seconds Spreads film to thickness of 1000 angstroms

Anneal Wafers Anneal for 30 minutes in furnace Creates ohmic contact between al and Si

Cleave Edges of Wafers Need to prevent shorting along edge of wafer Use scribe tool to score along edges of solar cell Cleave wafer along scoring

Testing the Solar Cells Scored, or roughened, back of cells Placed onto roughened aluminum wafer Used probes to make contacts  One probe onto the corner of the cell’s al grid  One probe onto the al wafer Tried various methods for making good contacts  Solder paste  Silver paste  Copper tape

Testing the Solar Cells Illuminated the cell  Used 75W light bulb at 3cm distance Connected voltmeter to probe terminals  Gives open circuit voltage Connected current source to probe terminals  Ran current against that being generated by the cells  Measured voltage for different current levels

IV Curves for One Half of Grid Solar Cells Pmax S13A = 41.9 mW Pmax S6A = 49.8

IV Curves for Small Grid Solar Cells Pmax S21 = 61.4 mW Pmax S8 = 71.5 mW

Conclusions AR cells average of 17.8% more efficient  Efficiency increase = (P maxOLD – P maxAR )/P maxOLD  Wanted minimum 5% increase Easy to follow process Recommendations  Use the smaller grid  Possible photolithography and etch of back al