AND Gate: A Logic circuit whose output is logic ‘1’ if and only if all of its inputs are logic ‘1’.

Slides:

Advertisements

Similar presentations

ADDER, HALF ADDER & FULL ADDER

Advertisements

Digital Logic with VHDL EE 230 Digital Systems Fall 2006 (10/17/2006)

ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.

Adder Discussion D6.2 Example 17. s i = c i ^ (a i ^ b i ) c i+1 = a i * b i + c i * (a i ^ b i ) Full Adder (Appendix I)

Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448.

ECE 331 – Digital System Design Single-bit Adder Circuits and Adder Circuits in VHDL (Lecture #12) The slides included herein were taken from the materials.

ECE 331 – Digital System Design

CSET 4650 Field Programmable Logic Devices Dan Solarek VHDL Behavioral & Structural.

Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.

L23 – Arithmetic Logic Units. Arithmetic Logic Units (ALU)  Modern ALU design  ALU is heart of datapath  Ref: text Unit 15 9/2/2012 – ECE 3561 Lect.

Binary Addition CSC 103 September 17, 2007.

ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.

VHDL TUTORIAL Preetha Thulasiraman ECE 223 Winter 2007.

Figure 5.1 Conversion from decimal to binary. Table 5.1 Numbers in different systems.

Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.

Carry look ahead adder P (I) = a(I) xor b(I); G(I) = a(I) and b(I); S(I) = p(I) xor c(I); Carry(I+1) = c(I)p(I) + g(I)

CWRU EECS 317 EECS 317 Computer Design LECTURE 1: The VHDL Adder Instructor: Francis G. Wolff Case Western Reserve University.

Basic Overview of VHDL Matthew Murach Slides Available at:

Computer Science 101 Circuit Design - Examples. Sum of Products Algorithm Identify each row of the output that has a 1. Identify each row of the output.

Introducing the Nexys 2 Board CS 332 – Operating Systems 12/04/2011 by Otto Castell-R.

1 component OR_3 port (A,B,C: in bit; Z: out bit); end component ; Reserved Words  Declarations of Components and Entities are similar  Components are.

ECE 331 – Digital System Design Single-bit Adder Circuits and Adder Circuits in VHDL (Lecture #11) The slides included herein were taken from the materials.

Sneha.  A combinational circuit that performs the addition of two bits is called a half adder.  It has two inputs.  It has two outputs.

ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)

2’s Complement 4-Bit Saturator Discussion D2.8 Lab 2.

2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D

Digital System Projects

ECE 331 – Digital System Design Multi-bit Adder Circuits, Adder/Subtractor Circuit, and Multiplier Circuit (Lecture #12)

Introduction to VHDL Coding Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

Apr. 3, 2000Systems Architecture I1 Introduction to VHDL (CS 570) Jeremy R. Johnson Wed. Nov. 8, 2000.

Number Representation and Arithmetic Circuits

May 9, 2001Systems Architecture I1 Systems Architecture I (CS ) Lab 5: Introduction to VHDL Jeremy R. Johnson May 9, 2001.

How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.

Logic Gates Chapter 5 Subject: Digital System Year: 2009.

4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.

Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)

Explain Half Adder and Full Adder with Truth Table.

Logic Gates Learning Objectives Learn that there is a one-to-one relationship between logic gates and Boolean expressions Learn how logic gates are combined.

1 Computer Architecture & Assembly Language Spring 2009 Dr. Richard Spillman Lecture 11 – ALU Design.

Combinational logic circuit

Dr.Ahmed Bayoumi Dr.Shady Elmashad

ECE 3130 Digital Electronics and Design

Systems Architecture Lab: Introduction to VHDL

Describing Combinational Logic Using Processes

Exclusive OR Gate.

HDL Programming Fundamentals

Combinational Circuits

ENG6530 Reconfigurable Computing Systems

ECE 331 – Digital System Design

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

VHDL (VHSIC Hardware Description Language)

Boolean Algebra.

ECE 301 – Digital Electronics

Week 7: Gates and Circuits: PART II

Chapter 5 – Number Representation and Arithmetic Circuits

13 Digital Logic Circuits.

DIGITAL ELECTRONICS B.SC FY

XOR Function Logic Symbol  Description  Truth Table 

LOGIC Circuits.

NTU DSD (Digital System Design) 2007

Four Bit Adder Sum A Cin B Cout 10/9/2007 DSD,USIT,GGSIPU.

4-Input Gates VHDL for Loops

Digital Logic with VHDL

Presentation transcript:

AND Gate: A Logic circuit whose output is logic ‘1’ if and only if all of its inputs are logic ‘1’.

VHDL Code for AND Gate library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity andgate is Port( A : in std_logic; B : in std_logic; Y : out std_logic); end andgate; architecture Behavioral of andgate is begin Y<= A and B ; end Behavioral;

OR Gate: A logic gate whose output is logic ‘0’ if and only if all of its inputs are logic ‘0’.

VHDL Code for OR Gate library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity orgate is Port( A : in std_logic; B : in std_logic; Y : out std_logic); end orgate; architecture Behavioral of orgate is begin Y<= A or B ; end Behavioral;

NOT Gate: A logic gate whose output is complement of its input.

VHDL Code for NOT Gate

NAND gate: A logic gate which gives logic ‘0’ output if and only if all of its inputs are logic ‘1’ Truth tableLogic diagram

VHDL Code for NAND Gate

NOR gate: A logic gate whose output logic ‘1’ if and only if all of its inputs are logic ‘0’. Truth tableLogic diagram

VHDL Code for NOR Gate

EX-OR (Exclusive OR): A logic gate whose output is logic ‘0’ when all the inputs are equal and logic ‘1’ when they are un equal.

VHDL Code for EX-OR Gate

EX-NOR (Exclusive -NOR) gate: A logic gate that produces a logic ‘1’ only when the two inputs are equal. Truth tableLogic diagram

VHDL Code for EX-NOR Gate

Half Adder: A logic circuit for the addition of two one bit numbers is called half adder (sum and carry are output). Truth tableLogic diagram

VHDL Code for HALF ADDER library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity HA is port( A,B : in STD_LOGIC; S,CY : out STD_LOGIC); end HA; architecture HA_arch of HA is begin S<= A XOR B; CY<= A AND B; end HA_arch;

Full Adder: a logic circuit that accepts two one-bit signal and Carry-in as inputs and produces their sum and carry as outputs. Truth table Logic diagram

VHDL Code for FULL ADDER library IEEE; use IEEE.std_logic_1164.all; entity FA is port(A,B,Cin : in STD_LOGIC; SUM,CARRY : out STD_LOGIC); end FA; architecture LogicFunc of FA is begin SUM<= A XOR B XOR Cin; CARRY<= (A AND B) OR (Cin AND A)OR (Cin AND B); end LogicFunc;