On May 4, 2011, Intel Corporation announced what it called the most radical shift in semiconductor technology in 50 years. A new 3-dimensional transistor design will enable the production of integrated-circuit chips that operate faster with less power… The 3-D Tri-Gate transistor is a variant of the FinFET developed at UC-Berkeley, and is being used in Intel’s 22nm- generation microprocessors.

Lecture 24 OUTLINE The MOSFET (cont’d) Advanced MOSFET structures Reading: Hu 7.8

Why New Transistor Structures? Off-state leakage (I OFF ) must be suppressed as L g is scaled down –allows for reductions in V T and hence V DD Leakage occurs in the region away from the channel surface  Let’s get rid of it! Drain Source Gate L g Thin-Body MOSFET: Buried Oxide Source Drain Gate Substrate “Silicon-on- Insulator” (SOI) Wafer 3

Thin-Body MOSFETs I OFF is suppressed by using an adequately thin body region. –Body doping can be eliminated  higher drive current due to higher carrier mobility Ultra-Thin Body (UTB) Buried Oxide Substrate Source Drain Gate T Si L g T Si < (1/4)  L g Double-Gate (DG) Gate Source Drain Gate T Si T Si < (2/3)  L g 4

Effect of T Si on OFF-state Leakage I OFF = 19  A/  mI OFF = 2.1 nA/  m Leakage Current Density [A/cm 2 V DS = 0.7 V x G G SD G G SD Si Thickness [nm] L g = 25 nm; t ox,eq = 12Å T Si = 10 nmT Si = 20 nm 5

Double-Gate MOSFET Structures L. Geppert, IEEE Spectrum, October PLANAR: VERTICAL FINFET:

DELTA MOSFET D. Hisamoto, T. Kaga, Y. Kawamoto, and E. Takeda (Hitachi Central Research Laboratory), “A fully depleted lean-channel transistor (DELTA) – a novel vertical ultrathin SOI MOSFET,” IEEE Electron Device Letters Vol. 11, pp , 1990 W l = 0.4  m Improved gate control observed for W g < 0.3  m –L EFF = 0.57  m 7

Double-Gate FinFET Self-aligned gates straddle narrow silicon fin Current flows parallel to wafer surface Source Drain Gate 2 Fin Width W fin = T Si Fin Height H fin = W Gate Length = L g Current Flow Gate 1 G G S D 8

1998: First n-channel FinFETs D. Hisamoto, W.-C. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, T.-J. King, J. Bokor, and C. Hu, “A folded-channel MOSFET for deep-sub-tenth micron era,” IEEE International Electron Devices Meeting Technical Digest, pp , 1998 Devices with L g down to 17 nm were successfully fabricated L g = 30 nm W fin = 20 nm H fin = 50 nm L g = 30 nm W fin = 20 nm H fin = 50 nm Plan View 9

1999: First p-channel FinFETs X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, “Sub 50-nm FinFET: PMOS,” IEEE International Electron Devices Meeting Technical Digest, pp , 1999 L g = 18 nm W fin = 15 nm H fin = 50 nm Transmission Electron Micrograph 10

UC-Berkeley FinFET Patent + 27 additional claims… 11

2001: 15 nm FinFETs W fin = 10 nm; T ox = 2.1 nm Transfer CharacteristicsOutput Characteristics Y.-K. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T.-J. King, J. Bokor, C. Hu, "Sub-20nm CMOS FinFET technologies,” IEEE International Electron Devices Meeting Technical Digest, pp ,

2002: 10 nm FinFETs B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery, C. Hu, T.-J. King, J. Bokor, M.-R. Lin, and D. Kyser, "FinFET scaling to 10nm gate length," International Electron Devices Meeting Technical Digest, pp , 2002 SEM image: These devices were fabricated at AMD, using optical lithography. TEM images 13

Tri-Gate FET (Intel Corp.) B. Doyle et al., IEEE Electron Device Letters, Vol. 24, pp , L g = 60 nm W fin = 55 nm H fin = 36 nm

Bulk FinFET (Samsung Electronics) C.-H. Lee et al., Symposium on VLSI Technology Digest, pp , 2004 FinFETs can be made on bulk-Si wafers lower cost improved thermal conduction 90 nm L g FinFETs demonstrated W fin = 80 nm H fin = 100 nm DIBL = 25 mV 15

2004: High-k/Metal Gate FinFET D. Ha, H. Takeuchi, Y.-K. Choi, T.-J. King, W. Bai, D.-L. Kwong, A. Agarwal, and M. Ameen, “Molybdenum-gate HfO 2 CMOS FinFET technology,” IEEE International Electron Devices Meeting Technical Digest, pp ,

Impact of Fin Layout Orientation (Series resistance is more significant at shorter L g.) If the fin is oriented || or  to the wafer flat, the channel surfaces lie along (110) planes. –Lower electron mobility –Higher hole mobility If the fin is oriented 45° to the wafer flat, the channel surfaces lie along (100) planes. L. Chang et al. (IBM), SISPAD

May 4, 2011: Intel Announcement Ivy Bridge-based Intel® Core™ family processors will be the first high-volume chips to use 3-D Tri-Gate transistors. This silicon technology breakthrough will also aid in the delivery of more highly integrated Intel® Atom™ processor-based products… 18

22 nm node Tri-Gate FETs C. Auth et al., Symp. VLSI Technology 2012 L g = nm; W fin = 8 nm; H fin = 34 nm High-k/metal gate stack, EOT = 0.9 nm Channel strain techniques Transfer Characteristics NMOSPMOS I OFF vs. I EFF 19

National Science Foundation (NSF) Science and Technology Center (STC) for Energy Efficient Electronics Science PI: Eli Yablonovitch (UC Berkeley) 10-yr project, started 15 Sep 2010 Contra Costa-UC Berkeley-MIT-LATTC-Stanford-Tuskegee Theme I: Nanoelectronics (Prof. Eli Yablonovitch) Theme II: Nanomechanics (Prof. Tsu-Jae King Liu) Theme III: Nanomagnetics (Prof. Jeffrey Bokor) Theme IV: Nanophotonics (Prof. Ming Wu) 20 Goal: Develop a new switch that can operate with V DD = 1 mV

A Vision of the Future Information technology will be pervasive embedded human-centered Philips Transportation Health care Disaster response Energy Environment Sensatex 21 solving societal scale problems The “Cloud” The “Swarm” Mobile Devices J. Rabaey ASPDAC’08 Market Growth Better Energy Efficiency & Functionality, Lower Cost Diversification of Devices & Materials Heterogeneous Integration Investment