By Brandan Shelley.  With photolithography you start with a silicon disk. The silicon disk or wafer is first cleaned of any particles or imperfections.

Slides:



Advertisements
Similar presentations
Malaviya National Institute of Technology
Advertisements

Microscale Device Fabrication: Electrochemical Deposition (EMD) of Metals By Mahmoud Hayat and Cerise McLaren.
FABRICATION PROCESSES
EMS1EP Lecture 3 Intro to Soldering Dr. Robert Ross.
ENGR-45_Lec-06_Diffusion_Fick-1.ppt 1 Bruce Mayer, PE Engineering-45: Materials of Engineering Bruce Mayer, PE Registered Electrical.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Advanced Manufacturing Choices
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
Photolithography PEOPLE Program July 8, Computer chips are made using photolithography Instead of drawing with a sharp tip, it uses light to transfer.
Lithography – Basic Concept
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
How a chip is made November 15, 2011.
Hello from Mike Deal at Stanford University - Senior Research Scientist at the Stanford Nanofabrication Facility V5.15.
Pattern transfer by etching or lift-off processes
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
NANOSCALE LITHOGRAPHY MICHAEL JOHNSTON 4/13/2015.
Lecture 4 Photolithography.
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
Andrew Jacquier Brigham Young University
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Top Down Method Photolithography Basics Author’s Note: Significant portions of this work have been reproduced and/or adapted with permission from material.
Virtual NanoFab A Silicon NanoFabrication Trainer
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Fabrication Technology(1)
Top Down Manufacturing
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
Norhayati Soin 05 KEEE 4426 WEEK 12/1 3/13/2005 KEEE 4426 WEEK 12 CMOS FABRICATION PROCESS.
NanoFab Trainer Nick Reeder June 28, 2012.
Microprocessor Production: The Use of a Plasma Barrel Etcher to Make Microchips Mentor: Erik Muehlenkamp Advisor: Dr. Chih-Hung Chang Done by Sarah Bronner.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
CMOS VLSI Fabrication.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Wisconsin Center for Applied Microelectronics
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Photolithography PEOPLE Program.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lithography.
Microchip production Using Extreme Ultra Violet Lithography
積體電路元件與製程 半導體物理 半導體元件 PN junction CMOS 製程.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Top-down and Bottom-up Processes
Silicon Wafer cm (5’’- 8’’) mm
Add nitride Silicon Substrate.
Chapter 1.
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Laboratory: A Typical Lithography Process
Photolithography.
Add nitride Silicon Substrate
CSE 87 Fall 2007 Chips and Chip Making
Presentation transcript:

By Brandan Shelley

 With photolithography you start with a silicon disk. The silicon disk or wafer is first cleaned of any particles or imperfections.  The wafer is then blasted with a thin layer of silicon dioxide (SiO2)is deposited  the wafer is placed on a chuck and is given a second layer called photo resist, which is than spun until evenly distributed  the photo resist is different in situations where you want to leave a section or take it away.

 With positive resist, the resist that is subjected to U.V. light changes the chemical structure of the exposed resist making itself more soluble. Once in cleaning the soluble resist and SiO2 is washed away leaving the none exposed SiO2.  With negative resist the resist that is NOT exposed to the U.V. light is more soluble once in cleaning the resist and SiO2 that was not exposed will be washed away.

 once the silicon Wafer has been layered with the SiO2 and photo resist the wafer is then placed on to a heat pad to make the resist more photo sensitive  If over baked the solubility of the resist will be damaged  If under baked the U.V light will be unable to reach through the resist

 This is the step which goes along with the photo resist. Once your silicon wafer is prepped with the SiO2 and resist a mask or pattern of what you want in or remover from the resist is placed on a glass screen.  once the U.V. light hits the image the glass screen will angle the image on to the resist and make the image on the wafer smaller than the image on the mask.

 Hard baking is the last step. After the wafer I developed the wafer gets a second bake.  The hard bake will secure the structure in place.  If under baked the SiO2 will be too wide and the etch not deep enough  If over baked the SiO2 will be thin and the etch too deep  Once backed and check for fallacies the wafer goes back through the same process until you get the end result of a transistor.

 With nano printing the same process of photolithography is occurring.  You start with a silicon wafer, clean it, then add the SiO2 and resist.

 Soft back the wafer to set the resist.  Then place in the developer. Instead of having a mask or U.V. light the wafer will be burnt by a laser. The design is told through a computer to the laser and mirror. The laser is told where to fire and the mirror angles the beam of light on to a targeted area.  the beam still needs to bee smaller so the mirror directs the laser through multiple layers of glass that minimizes the laser to allow nano scale printing.

 Once you have finiched printion you will hard back the wafer and to suport the SiO2 structure thaan the prices will stat over with the deposit of SiO2 and photo resist  Ted talk  e.com/watch?feature =player_detailpage&v =2V4DwZmQenY e.com/watch?feature =player_detailpage&v =2V4DwZmQenY

 Google. Com / images  Photolithography, ece. Gatech., web, ND, 29 nov, 2014  ayer_detailpage&v=2V4DwZmQenY ayer_detailpage&v=2V4DwZmQenY