Booster Cogging Teststand Progress Update Kiyomi Seiya, Alex Waller, Craig Drennan August 22, 2012.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

A.R. Hertneky J.W. O’Brien J.T. Shin C.S. Wessels Laser Controller One (LC1)
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Real-Time Systems Design JTAG – testing and programming.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Coordinate Based Tracking System
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
1-1 Embedded Software Development Tools and Processes Hardware & Software Hardware – Host development system Software – Compilers, simulators etc. Target.
Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Chapter 6 Memory and Programmable Logic Devices
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
PIP Update July Agenda Summary Update – Budget/RLS – Current Activities – Upcoming Activities/ Changes Update Slides High-Power Ferrite TestingDennis.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Computer System Overview Chapter 1. Operating System Exploits the hardware resources of one or more processors Provides a set of services to system users.
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.
Neuros Technology July 22, 2008 Tom Bruno
CPU Computer Hardware Organization (How does the computer look from inside?) Register file ALU PC System bus Memory bus Main memory Bus interface I/O bridge.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
4 Linking the Components. © 2005 Pearson Addison-Wesley. All rights reserved Figure 4.1 This chapter focuses on how the hardware layer components are.
Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
GBT Interface Card for a Linux Computer Carson Teale 1.
Booster Cogging Upgrades Craig Drennan, Kiyomi Seiya, Alex Waller.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
ICS – Software Engineering Group 1 The PCI Record EPICS Collaboration Meeting l May 2002 at BESSY, Germany May 2002 at BESSY, Germany David.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
BSP on the Origin2000 Lab for the course: Seminar in Scientific Computing with BSP Dr. Anne Weill –
Parallel Programming on the SGI Origin2000 With thanks to Igor Zacharov / Benoit Marchand, SGI Taub Computer Center Technion Moshe Goldberg,
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Memory: Relocation.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Status of the STT Motherboard Testing Evgeny Popkov Boston University 5 Jan
MICROPROCESSOR FUNCTION Technician Series Created Mar 2015 gmail.com.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Tevatron BPM Upgrade Stephen Wolbers CD Accelerator Coordination Meeting August 3, 2004.
4 Linking the Components Linking The Components A computer is a system with data and instructions flowing between its components in response to processor.
Migration to PPC at JLab Richard Dickson. VME data interface differences: CPU VMEchip2 VME mvme177 System Local Bus PPC 750 CPU Raven VME mvme2700.
Connecting LabVIEW to EPICS network
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
Question What technology differentiates the different stages a computer had gone through from generation 1 to present?
Update of Booster Alignment & Magnet Moves February 20, 2013 Bill Marsh, Kiyomi Seiya, Dean Still, Kent Triplet Alex Waller.
1 DAQ.IHEP Beijing, CAS.CHINA mail to: The Readout In BESIII DAQ Framework The BESIII DAQ system consists of the readout subsystem, the.
BLM Meeting 10/18/2010 Drennan 1 Booster BLM Upgrade Specification Development September 2010 Craig Drennan.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Software tools for digital LLRF system integration at CERN 04/11/2015 LLRF15, Software tools2 Andy Butterworth Tom Levens, Andrey Pashnin, Anthony Rey.
The Surveyor By: Randy Direen, David Cox, Ali Abali, Leonardo Carrasco, Lisa Prince Preliminary Design Review January 25, 2005.
System on a Programmable Chip (System on a Reprogrammable Chip)
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
Demo system of Belle2link Sun Dehui, Zhao Jingzhou,Liu zhen’an Trigger Lab IHEP.
HINS LLRF Status and Plans Brian Chase For the LLRF Group.
10- Lock Bits, Fuse Bits and Boot Loader. Boot Loader Support – Read-While-Write Self- Programming: The Boot Loader Support provides a real Read-While-Write.
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
ATLAS Pre-Production ROD Status SCT Version
ARM Embedded Systems
SLC-Aware IOC LCLS Collaboration Jan 26, 2005
FPGA IRRADIATION and TESTING PLANS (Update)
UNIT – Microcontroller.
Technology Literacy Hardware.
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
® IRL Solutions File Number Here.
Presentation transcript:

Booster Cogging Teststand Progress Update Kiyomi Seiya, Alex Waller, Craig Drennan August 22, 2012

MFC VXI Module provided by the AD/ RF Group.

Task Outline Development of front-end, slot 0, processor. (Alex) – Management of VXI Modules. – ACNET interface for Cogging parameter and curve management. Development of DSP and FPGA firmware. (Craig) – Management of parameters and curves in Flash memory and in active controller registers. – Establish application specific logic and sampling clocks and data transfer settings. – Establish application specific I/O connections and interfaces.

Task Outline (cont.) Development and testing of cogging method, algorithm, controller. (Kiyomi) – Establish a method for doing the magnetic cogging. – Determine the controller algorithm, structure, and operator programmable parameters and curves. – Build and test the controller firmware/software on the bench. – Establish connections to the Booster LLRF controls for testing with beam. – Perform testing and commissioning of new magnetic cogging.

Progress on Slot 0 Front-End Adopted the full VXI Resource Manager – Manages module memory allocation and statically and dynamically allocated address offsets. Brought the Cogging development test stand online using the MVME – MVME 2434 is currently used in AD/RF applications. – Adopted library of Slot 0 software routines for configuring and testing the MFC module. – Establish and tested network and boot settings.

Progress on Slot 0 Front-End (cont.) Updating Slot 0 Processor for Booster LLRF – Cogging and other LLRF VXI controls will employ the MVME 5500 and VxWorks 6.4. – First Booster MVME 5500 node was brought online earlier this month. – Then new processor has its own ACNET node (BSTRTS) and Booster Slot 0 routines are successfully running on this node.

Progress on DSP and FPGA Firmware Got up to speed with MFC module capabilities and functions. – VXI/VME interface including VXI configuration Registers. – DSP intialization of clock distribution, analog I/O, external memory interfaces, and on board serial interfaces. – Structure and function of interrupt service routines and CPLD state machines for data bus negotiation and data transfer. – Learned to load FPGA and DSP code over the network using the Slot 0 controller. – Procured and put into service the JTAG DSP in circuit emulator.

DSP and FPGA Firmware (cont.) Started establishing the application specific module configuration. – Started Writing new C routines for the DSP for managing operator programmable parameters and curves. – Have written application specific documents for setting up clocks for sampling and FPGA logic. – Started a document, along with FPGA code, for establishing a memory map for the programmable parameters and curves. – Started a document to record DSP external memory interface settings

Progress on Cogging Controller See Kiyomi’s slides from the July 11 th PIP meeting. – \\beamssrv1\pip.bd\Public\Meetings\PIP_July11_2012.pptx A general method for magnetic cogging using the Booster dipole correctors has been established. Feasibility tests on Booster beam using the correctors have been made.