Peta-Cache, Mar30, 2006 V1 1 Peta-Cache: Electronics Discussion II Presentation Ryan Herbst, Mike Huffer, Leonid Saphoznikov Gunther Haller

Slides:



Advertisements
Similar presentations
Offering the freedom to design solutions Sundance PXIe Solution.
Advertisements

OGO 2.1 SGI Origin 2000 Robert van Liere CWI, Amsterdam TU/e, Eindhoven 11 September 2001.
IBM RS6000/SP Overview Advanced IBM Unix computers series Multiple different configurations Available from entry level to high-end machines. POWER (1,2,3,4)
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
System Unit By Sam Gibbs. System Unit The main part of a personal computer Includes a chassis, microprocessor, main memory, bus, and ports Does not include.
ASPLOS ’08 Ramp Tutorial BEE3 Update Chuck Thacker John Davis Microsoft Research 2 March 2008.
Complete CompTIA A+ Guide to PCs, 6e Chapter 2: On the Motherboard © 2014 Pearson IT Certification
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
Understanding Computers: Today and Tomorrow, 13th Edition 1 The Motherboard Computer chip: Circuit board: Motherboard or system board: –All devices must.
Prepared by Careene McCallum-Rodney Hardware specification of a computer system.
Defense and Space Electronics SystemsConfidential and Proprietary Honeywell Wednesday (04/09) Evening Page 1 Honeywell Proprietary Multi Processor Board.
Memory. Random Access Memory Defined What is memory? operating system and other system software that control the usage of the computer equipment application.
Cluster computing facility for CMS simulation work at NPD-BARC Raman Sehgal.
Chapter 4: Business Hardware Oz (5 th edition). Storage Media Data an programs must be stored on nonvolatile medium –Data is retained even when not powered.
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
1 CS503: Operating Systems Spring 2014 Dongyan Xu Department of Computer Science Purdue University.
PCI Team 3: Adam Meyer, Christopher Koch,
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
Unit 2- Computer Hardware.  Identify system components  Describe the role of the central processing unit  Define computer memory  Identify types of.
Particle Physics & Astrophysics Representing: Mark Freytag Gunther Haller Ryan Herbst Michael Huffer Chris O’Grady Amedeo Perazzo Leonid Sapozhnikov Eric.
Complete CompTIA A+ Guide to PCs, 6e Chapter 2: On the Motherboard © 2014 Pearson IT Certification
GBT Interface Card for a Linux Computer Carson Teale 1.
Understanding Data Acquisition System for N- XYTER.
DAQ Issues for the 12 GeV Upgrade CODA 3. A Modest Proposal…  Replace aging technologies  Run Control  Tcl-Based DAQ components  mSQL  Hall D Requirements.
TheTeacher Computing Data Storage Computing. TheTeacher Computing Primary Storage One of the fundamental properties of a computer is that it can store.
Inside your computer. Hardware Review Motherboard Processor / CPU Bus Bios chip Memory Hard drive Video Card Sound Card Monitor/printer Ports.
3 Computing System Fundamentals
Hardware. Make sure you have paper and pen to hand as you will need to take notes and write down answers and thoughts that you can refer to later on.
PCI (Peripheral Component Interconnect) Andrew P. Michelle S. Caleb D. Jon P.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Network Architecture for the LHCb DAQ Upgrade Guoming Liu CERN, Switzerland Upgrade DAQ Miniworkshop May 27, 2013.
Infiniband Bart Taylor. What it is InfiniBand™ Architecture defines a new interconnect technology for servers that changes the way data centers will be.
1 Aerospace Data Storage and Processing Systems SEAKR Engineering Proprietary Information SEAKR Engineering Inc. On-Board Processing SEAKR Engineering.
1 Sunday, November 29, 2015 Space Systems Clearwater Honeywell Confidential and Proprietary System Block Diagram RIO NETWORK SWITCH SSPA Card #1 RIO SBC.
Lecture 25 PC System Architecture PCIe Interconnect
Computer Architecture Lecture 27 Fasih ur Rehman.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
By : Reem Hasayen. A storage device is a hardware device capable of storing information. There are two types of storage devices used in computers 1. Primary.
Gunther Haller SiD Meeting January 30, 08 1 Electronics Systems Discussion presented by Gunther Haller Research Engineering.
Memory The term memory is referred to computer’s main memory, or RAM (Random Access Memory). RAM is the location where data and programs are stored (temporarily),
Department of Particle & Particle Astrophysics Modular Data Acquisition Introduction and applicability to LCLS DAQ Michael Huffer,
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
© 2007 IBM Corporation Power6 Presentation Power of P6 Anita Devadason June 11 th, 2007.
PetaCache: Data Access Unleashed Tofigh Azemoon, Jacek Becla, Chuck Boeheim, Andy Hanushevsky, David Leith, Randy Melen, Richard P. Mount, Teela Pulliam,
EXtreme Data Workshop Readout Technologies Rob Halsall The Cosener’s House 18 April 2012.
STORAGE DEVICES Towards the end of this unit you will be able to identify the type of storage devices and their storage capacity.
M. Bellato INFN Padova and U. Marconi INFN Bologna
Computer Components.
Computer Systems Nat 4/5 Computing Science
Ingredients 24 x 1Gbit port switch with 2 x 10 Gbit uplinks  KCHF
Flash Storage 101 Revolutionizing Databases
PC Farms & Central Data Recording
System On Chip.
Choosing the best storage method
STORAGE DEVICES Towards the end of this unit you will be able to identify the type of storage devices and their storage capacity.
Memory hierarchy.
SCSI over PCI Express (SOP) use cases
Unit 2 Computer Systems HND in Computing and Systems Development
اسلاتهاي توسعه جلسه ششم.
STORAGE DEVICES Towards the end of this unit you will be able to identify the type of storage devices and their storage capacity.
Directory-based Protocol
Introduction to Computing
Computer Systems Nat 4/5 Computing Science
I/O BUSES.
Network-on-Chip Programmable Platform in Versal™ ACAP Architecture
ECE 463/563 Fall `18 Memory Hierarchies, Cache Memories H&P: Appendix B and Chapter 2 Prof. Eric Rotenberg Fall 2018 ECE 463/563, Microprocessor Architecture,
Peta-Cache: Electronics Discussion I Gunther Haller
Secondary Storage Devices
Cache Memory and Performance
Presentation transcript:

Peta-Cache, Mar30, 2006 V1 1 Peta-Cache: Electronics Discussion II Presentation Ryan Herbst, Mike Huffer, Leonid Saphoznikov Gunther Haller (650)

Peta-Cache, Mar30, 2006 V1 2 Flash Storage Option Skim Builder as in option discussed earlier Event server (cache box) as in other option Shown as two boxes for simplicity, could be in one box (there are pro’s and con’s) Issue is again interconnect speed Up to 16 1-Terra-Byte Flash boxes for each event server –Each lane PCI-E 256 MByte/sec –16-lanes gives total of 4-Gbytes/sec bandwidth Each Flash box has only fraction of total event store Flash has limited write-cycles so can’t frequently rewritten (need to enforce with some policy which is most important) But don’t really want to “burn” results of skim in flash, since goal is to make own lists (and flash can’t be reburned at will anyways) Flexibility: –One event server can have a sub-set of the list and events go to client –Or, better, have total of event server as “one” cache” and event store is managed so that parts of the list which are in other pizza boxes are kept in that cache as opposed to discarded Question is again how to populate the Flash most effectively Decompression in event server Flash bad-block management in event server Reed-Solomon EDAC in event server Can consider without cache box: 4000 clients going after the same block, the last one to get data is ~ 300 msec later. Flash Storage Event Server Ethernet/PCI-E/etc Client (1, 2, or 4 core) Skim builder (s) Client (1, 2, or 4 core) Up to 1,500 cores in ~ 800 units? Disk Storage Event Server Tape Client (1, 2, or 4 core) Optionally direct IO Disk Storage PCI-E 1 16 Flash Storage 1 16

Peta-Cache, Mar30, 2006 V1 3 Flash-Box, Event Box Flash Memory Box 8-, 16-, or 32-Gbit NAND devices For 1 Terra-Byte need 250 each 32-Gbit devices –All on board, or –32 G-Byte memory cards (DIMM) »Need > 30 DIMM’s Preliminary placement on 19-inch rack PCB shows that we can fit 1 Terra-byte on single board –PCI-E to PCI-X bridge (to get 64-bit addressing space ) –No smarts in here Event (Pizza) Box –8 F40 Xilinx (each has MHz PPC’s) –16 GBytes of RLDRAM2 –8 PLX8508 PCI-E switch 5-ports –2 PLX port switch (32 lanes)

Peta-Cache, Mar30, 2006 V1 4 Flash & Event Server Boxes 4Gbit chips: $30, 8Gbit = $60 4 Gbyte device quote: $110 min qty 1000 (is 4-1GB die stack) 1 Peta-Byte: 1,000 boxes total $27 Mill Bridge Chips (total of 16)$500 Misc (Box, board, loading, regulators, etc) $400 1 TByte Flash (250 x (4-GByte ~ $110))$27,000 Xilinx’s (8 each)$500 Local RLDRAM2 (16Gbytes)$3,200 Misc (Box, board, loading, regulators, etc) $400 Misc Switches$500 Flash Box Event Server

Peta-Cache, Mar30, 2006 V1 5 Pizza box block diagram (needs some modification) (Out) PCI Express x4 PPC 405 XILNIX XC4VFX40 RLDRAM II IGbyte PLX8508 PLX8532 x16 (In) PCI Express x16 x4 PLX8532 PLX8508

Peta-Cache, Mar30, 2006 V1 6 Event Processing Center switch file system fabric sea of cores fabric switch(s) HPSS pizza box out protocol conversion Event processing node disks pizza box as skim builder in protocol conversion