PCI & PCI-E Sephiroth Kwon GRMA 2009-05-26.

Slides:



Advertisements
Similar presentations
The PCI bus. Main features coupling of the processor and expansion bus by means of a bridge, 32-bit standard bus width with a maximum transfer rate of.
Advertisements

Introduction to PCI System Architecture
Homework Reading Machine Projects Labs
Peripheral Component Interconnect (PCI).
Chapter 7: System Buses Dr Mohamed Menacer Taibah University
Digital Computer Fundamentals
8088/86 Microprocessors and Supporting Chips
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
ECE 2211 Microprocessor and Interfacing Chapter 8 The 8088/8086 Microprocessors and their memory and I/O interfaces Br. Athaur Rahman Bin Najeeb Room.
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
SYSTEM CLOCK Clock (CLK) : input signal which synchronize the internal and external operations of the microprocessor.
EECS 470 Busses in the real world Lecture 22 – Fall 2013.
4-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Hardware Detail of Intel.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
68000 Interface Timing Diagrams Outline –68000 Read Cycle –68000 Write Cycle Goal –Understand bus cycles –Learn how to attach memory, peripherals.
TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
CSS Lecture 2 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level, Tri-state,
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved The Digital Logic Level.
Input/Output Systems and Peripheral Devices (03-2)
Memory Sephiroth Kwon GRMA
Microcomputer & Interfacing Lecture 2
Khaled A. Al-Utaibi  8086 Pinout & Pin Functions  Minimum & Maximum Mode Operations  Microcomputer System Design  Minimum Mode.
Computer Organization CSC 405 Bus Structure. System Bus Functions and Features A bus is a common pathway across which data can travel within a computer.
Hardware Monitor Sephiroth Kwon GRMA
Figure 1-2 Inside the computer case
Voltage Sephiroth Kwon GRMA
Computer Function and Interconnection
NS Training Hardware.
PCI Team 3: Adam Meyer, Christopher Koch,
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
CLOCK Sephiroth Kwon GRMA
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
Direct Memory Access (DMA) Microprocessors I -1. Topics to be discussed  Basic DMA Concept Basic DMA Concept  DMA pins and timing DMA pins and timing.
1 IKI10230 Pengantar Organisasi Komputer Bab 4.2: DMA & Bus 26 Maret 2003 Bobby Nazief Qonita Shahab bahan kuliah:
Datorteknik F1 bild 1 What is a bus? Slow vehicle that many people ride together –well, true... A bunch of wires...
Mother Board Advanced Maintenance Methods
Case Analysis Sephiroth Kwon GRMA
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK– PARALLEL BUS DEVICE PROTOCOLS 1.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
EFLAG Register of The The only new flag bit is the AC alignment check, used to indicate that the microprocessor has accessed a word at an odd.
Repair Sharing Repair process [P8H61][REV 3.0][MIBF00]: No VCORE
CS 478: Microcontroller Systems University of Wisconsin-Eau Claire Dan Ernst Bus Protocols and Interfacing Bus basics I/O transactions MPC555 bus Reference:
Bus Protocols and Interfacing (adopted Steven and Marios’s slides) Bus basics I/O transactions MPC823 bus Reference: Chapter 13 of “White Book”
LAN Sephiroth Kwon GRMA OUTLINE Diagram Voltage Clock Head Signal Description Repair Flow Chart.
MACHINE CYCLE AND T-STATE
Multiplex of Data and Address Lines in 8088 Address lines A0-A7 and Data lines D0-D7 are multiplexed in These lines are labelled as AD0-AD7. –By.
Intro to PCI 2002 년 1 월 21 일 신 준 헌. Contents PCI bus features General PCI bus model PCI Device vs. Function Specifications.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
SYSTEM-LEVEL TEST TECHNIQUES INTRODUCTION In the 1970s, the in-circuit testing (ICT) method appeared. In the 1970s, the in-circuit testing (ICT) method.
Application Case Study Christmas Lights Controller
Department of Computer Science and Engineering
Chapter 6 Input/Output Organization
Serial mode of data transfer
Edit By Gemi Translate by lqv77.com
Subject Name: Microprocessors Subject Code:10EC46 Department: Electronics and Communication Date:
Memory and IO Addressing
NET+OS 6.1 Training.
COP Interface Requirements
CPU Sequencing 6/30/2018.
8086/8088 Hardware Specifications
William Stallings Computer Organization and Architecture 6th Edition
Примери на CPU чипови и магистрали
Presentation transcript:

PCI & PCI-E Sephiroth Kwon GRMA 2009-05-26

PCI

Outline Diagram Signal Description Repair Flow Chart Repair Technique

PCI

PCI Diagram PCI BUS PCI SLOT South Bridge Clock Gen. Clock Signal

PCI Diagram Clock Gen. Clock Circuit PCI 1 C RN PCI 2 PCI 3 PCLK1 B76

Signal Description PCI Compliant Device AD[63:32] C/BE[7:4]# PAR64 REQ63# ACK64# LOCK# INTA# INTB# INTC# INTD# SBO# SDONE TDI TDO TRST# TCK TMS AD[31:0] C/BE[3:0] PAR FRAME# IRDY# TRDY# STOP# DEVSEL# IDSEL PERR# SERR# REQ# GNT# CLK# RST# Address & Data Interface Control System Arbitration Error Reporting

Voltage and Clock 1.Check Voltage: 2.Check Clock: Pin# Voltage A2 +12V A5 +5V A8 A10 +5V(I/O) A16 A21 +3.3V A27 A33 A39 A45 A53 A59 A61 A62 Pin# Voltage B1 -12V B5 +5V B6 B19 +5V(I/O) B25 +3.3V B31 B36 B41 B43 B54 B59 B61 B62 Pin# Frequency B16 33MHz A mean “Left”, B mean “Right”

AD Signal Pin Name Pin# Diode Mode Sample AD[00] A58 .317 AD[01] B58 .319 AD[02] A57 .321 AD[03] B56 .318 AD[04] A55 AD[05] B55 AD[06] A54 AD[07] B53 AD[08] B52 AD[09] A49 AD[10] B48 AD[11] A47 AD[12] B47 AD[13] A46 .323 AD[14] B45 AD[15] A44 Pin Name Pin# Diode Mode Sample AD[16] A32 .317 AD[17] B32 .319 AD[18] A31 .321 AD[19] B30 .318 AD[20] A29 AD[21] B29 .322 AD[22] A28 AD[23] B27 AD[24] A25 AD[25] B24 AD[26] A23 AD[27] B23 .323 AD[28] A22 AD[29] B21 AD[30] A20 AD[31] B20

Control Signal 1.Check Control Signal: A mean “Left”, B mean “Right” Pin Name Pin# FRAME# A34 IRDY# B35 TRDY# A36 STOP# A38 DEVSEL# B37 IDSEL A26 A mean “Left”, B mean “Right”

(1)System Pins CLK All other PCI signals, except RST#, INTA#, INTB#, INTC#, and INTD#, are sampled on the rising edge of CLK and all other timing parameters are defined with respect to this edge. RST# Anytime RST# is asserted, all PCI output signals must be driven to their initial state. RST# may be asynchronous to CLK when asserted or deasserted.

(2) Address and Data Pins A bus transaction consists of an address phase followed by one or more data phases. PCI supports both read and write bursts. C/BE[3::0]# During the address phase of a transaction, C/BE[3::0]# define the bus command. During the data phase, C/BE[3::0]# are used as Byte Enables.

(3)Interface Control Pins FRAME# (Cycle Frame) Driven by the current master to indicate the beginning and duration of an access. IRDY# (Initiator Ready) Indicates the initiating agent’s (bus master’s) ability to complete the current data phase of the transaction. TRDY# (Target Ready) Indicates the target agent’s (selected device’s) ability to complete the current data phase of the transaction. DEVSEL# (Device Select) Indicates the driving device has decoded its address as the target of the current access. STOP# Indicates the current target is requesting the master to stop the current transaction. IDSEL (Initialization Device Select) Chip select during configuration read and write transactions.

(4)Arbitration Pins REQ# GNT# Indicates to the arbiter that this agent desires use of the bus. This is a point-to-point signal. Every master has its own REQ#. GNT# Indicates to the agent that access to the bus has been granted. This is a point-to-point signal. Every master has its own GNT#.

(5)Interrupt Pins Interrupts on PCI are optional and defined as “level sensitive”, “active low”, using open drain output drivers. INTA# : Interrupt A is used to request an interrupt. INTB~D# : Interrupt B~D are used to request an interrupt and only has mean on a multi-function device.

Repair Flow Chart START Visual Inspection check PCI pin is not bent or damaged. Measure PCI Voltage Measure PCI AD signals Measure PCI Clock Measure PCI control signals Remove NG Device under PCI /Change SB Change any damaged PCI connector Check PCI Voltage 12V.-12V.5V.3V.3VSB Check PCI CLK 33Mhz Check AD0~31, compare with good MB Check RST#,FRAME#, DEVSEL#,IRDY#..... Fix any trace open or RLC damaged Fix any trace or RLC damaged, change NG CLK Generator Finished OK NG

Repair Technique-Visual Inspection Visual Inspection to check the PCI connector is no pin bent or broken. 1

Repair Technique-Measure PCI Voltage Use Multi-Meter to measure PCI related voltages (+12V, -12V,5V,3.3V) 2

Repair Technique-Measure PCI Clock Use Oscilloscope to measure PCI Clock =33Mhz 3-1 3-2

Repair Technique- Measure PCI other signals Use Multi-Meter to measure other PCI signals: AD0~AD31(refer to P16)& control signals ( FRAME#, IRDY#, TRDY#.......(refer to P17) Compare with good MB. If find error trace the connection to find any trace open or short. If cannot find the root cause please try to remove other component under PCI bus and change PCI controller-SB. 4

PCI-E

Outline Diagram Signal Description Repair Flow Chart Repair Technique

PCI-E

PCI-E X16 Diagram-1 North Bridge B8,A9,A10 +3V B10 +3VSB PCI-E *16 SLOT North Bridge +3V B8,A9,A10 +3VSB B10 +12V B1,B2,B3,A2,A3

PCI-E X16 Diagram-2 Clock Gen. Clock Circuit R PCI-E *16 Clock+ Clock-

PCI-E X1 Diagram PCIE*1 +12V (B1,B2,B3) +12V (A2,A3) +3V (A9,A10) Clock (A13,A14) +12V (B1,B2,B3) +3VSB (B10) +3V (B8) PCIE*1 North & South Bridge

Repair Flow Chart START Visual Inspection check PCI-E pin is not bent or damaged. Measure PCI-E Voltage Measure PCI-E TX /RX signals Measure PCI-E Clock Change NB(PCI-EX16) or SB(PCI-EX1) Change any damaged in PCI-E connector Check PCI Voltage 12V.3V.3VSB Check PCI-E CLK 100Mhz Check TX /RX signals, compare with good MB Fix any trace open or RLC damaged Fix any trace or RLC damaged, change NG CLK Generator Finished OK NG

Repair Technique-Visual Inspection Visual Inspection to check PCI-E connector is not damaged or bent pin inside. 1-1 1-2

Repair Technique-Measure PCI-E Voltage Use Multi-Meter to measure PCI-E working Voltages—12V, 3V, 3VSB. 2-1 P.S. We can use PCI-E X16 Signals Pin Out card to measure. P/N: 08-900036900 Name: ENG_PCI-E PIN NAME R1.00 2-2

Repair Technique- Measure PCI-E Clock Use Oscilloscope to measure PCI-E CLK =100Mhz 3-1 3-2

Repair Technique-Measure PCI-E TX/RX signals Use Multi-Meter to measure PCI-E TX/RX signals, compare with good MB. If find error please trace the circuit to check related trace & RLC components. If still can’t find any abnormal please try to change NB (PCI-E X16 controller) or SB (PCI-E X1 controller). 4-1 4-2

Thank You!