Chris Shenton1 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 DSP Technology Options Matching The Technology Platform To The Instrument.

Slides:



Advertisements
Similar presentations
Beamformer implementations (Mike Jones, Kris Zarb Adami, David Sinclair, Chris Shenton) Starting with top level considerations for now, ie Not, which FPGA.
Advertisements

Computer Science, University of Oklahoma Reconfigurable Versus Fixed Versus Hybrid Architectures John K. Antonio Oklahoma Supercomputing Symposium 2008.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
A Survey of Logic Block Architectures For Digital Signal Processing Applications.
Lecture 9: Coarse Grained FPGA Architecture October 6, 2004 ECE 697F Reconfigurable Computing Lecture 9 Coarse Grained FPGA Architecture.
Silicon Graphics, Inc. Poster Presented by: SGI Proprietary Technologies for Breakthrough Research Rosario Caltabiano North East Higher Education & Research.
Seven Minute Madness: Special-Purpose Parallel Architectures Dr. Jason D. Bakos.
Some Thoughts on Technology and Strategies for Petaflops.
6/14/2015 How to measure Multi- Instruction, Multi-Core Processor Performance using Simulation Deepak Shankar Darryl Koivisto Mirabilis Design Inc.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
Measuring Network Performance of Multi-Core Multi-Cluster (MCMCA) Norhazlina Hamid Supervisor: R J Walters and G B Wills PUBLIC.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Router Architectures An overview of router architectures.
Router Architectures An overview of router architectures.
CSIRO. Paul Roberts Digital Receivers SKANZ 2012 Digital Receivers for Radio Astronomy Paul Roberts CSIRO Astronomy and Space Science Engineering Development.
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
Implementation of Digital Front End Processing Algorithms with Portability Across Multiple Processing Platforms September 20-21, 2011 John Holland, Jeremy.
An Energy-Efficient Reconfigurable Multiprocessor IC for DSP Applications Multiple programmable VLIW processors arranged in a ring topology –Balances its.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
Georgina Harris1 2-PAD 4 th SKADS Workshop, Lisbon, 2-3 October Polarisations All Digital Dr Georgina Harris / Prof Tony Brown SKADS System Design.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
TI Accelerates Femtocell Deployments with DSP Solution Kathy Brown General Manager, Wireless Infrastructure Josef Alt Business Development Manager, Communication.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.
Juha-Pekka Soininen Systems on Chip Workshop Villach, Austria, Part V: A NOC Design Methodology Juha-Pekka Soininen VTT Electronics Oulu, Finland.
REXAPP Bilal Saqib. REXAPP  Radio EXperimentation And Prototyping Platform Based on NOC  REXAPP Compiler.
Publication: Ra Inta, David J. Bowman, and Susan M. Scott. Int. J. Reconfig. Comput. 2012, Article 2 (January 2012), 1 pages. DOI= /2012/ Naveen.
Rosie Bolton1 SKADS Costing work 4 th SKADS Workshop, Lisbon, 2-3 October 2008 SKADS Costing work: Spreadsheets to scalable designs Rosie Bolton Dominic.
Andrew Faulkner1 SKADS and SKA 4 th SKADS Workshop, Lisbon SKADS and SKA Andrew Faulkner.
Software Defined Radio 長庚電機通訊組 碩一 張晉銓 指導教授 : 黃文傑博士.
J. Christiansen, CERN - EP/MIC
FPGA Implementations for Volterra DFEs
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
March 9, 2015 San Jose Compute Engineering Workshop.
R2D2 team R2D2 team Reconfigurable and Retargetable Digital Devices  Application domains Mobile telecommunications  WCDMA/UMTS (Wideband Code Division.
Architectural Approaches (Part 1) Power Aware Distributed Systems Kickoff August 23, 2000.
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
2-PAD Hardware: From Antenna to Beamformer  Adam Baird  Hamid Dabiri Khah  Kris Zarb-Adami  Mark Jones  Mike Jones  Paul Grimes  Peter Hastings.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
CS 4396 Computer Networks Lab Router Architectures.
2-PAD Digital Beamformer Chris Shenton11 th October PAD Digital Beamformer Chris Shenton 11 th October 2007.
A Systematic Approach to the Design of Distributed Wearable Systems Urs Anliker, Jan Beutel, Matthias Dyer, Rolf Enzler, Paul Lukowicz Computer Engineering.
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.
VMware vSphere Configuration and Management v6
Analysis of Cache Tuner Architectural Layouts for Multicore Embedded Systems + Also Affiliated with NSF Center for High- Performance Reconfigurable Computing.
February 12, 1999 Architecture and Circuits: 1 Interconnect-Oriented Architecture and Circuits William J. Dally Computer Systems Laboratory Stanford University.
A Programmable Single Chip Digital Signal Processing Engine MAPLD 2005 Paul Chiang, MathStar Inc. Pius Ng, Apache Design Solutions.
Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.
COMP381 by M. Hamdi 1 Clusters: Networks of WS/PC.
Paul Alexander 2 nd SKADS Workshop October 2007 SKA and SKADS Costing The Future Paul Alexander Andrew Faulkner, Rosie Bolton.
An Automated Development Framework for a RISC Processor with Reconfigurable Instruction Set Extensions Nikolaos Vassiliadis, George Theodoridis and Spiridon.
3/12/2013Computer Engg, IIT(BHU)1 PARALLEL COMPUTERS- 1.
Application-Specific Customization of Soft Processor Microarchitecture Peter Yiannacouras J. Gregory Steffan Jonathan Rose University of Toronto Electrical.
VU-Advanced Computer Architecture Lecture 1-Introduction 1 Advanced Computer Architecture CS 704 Advanced Computer Architecture Lecture 1.
Computer Architecture Organization and Architecture
F1-17: Architecture Studies for New-Gen HPC Systems
Lynn Choi School of Electrical Engineering
Topics Coarse-grained FPGAs. Reconfigurable systems.
Digital Receivers for Radio Astronomy
OCP: High Performance Computing Project
Anne Pratoomtong ECE734, Spring2002
2PAD’s Beamforming Software
Characteristics of Reconfigurable Hardware
Final Project presentation
Aperture Array Simulations
Multiprocessor System Interconnects
Presentation transcript:

Chris Shenton1 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 DSP Technology Options Matching The Technology Platform To The Instrument Requirements. Chris Shenton (UoM)

Chris Shenton2 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 SKADS – DSP Participants Adam Baird Hamid Dabiri Khah Kris Zarb-Adami Mark Jones Mike Jones Paul Grimes Peter Hastings Rik Elliot Richard Armstrong Sascha Schediwy Aziz Ahmedsaid Chris Shenton Georgina Harris Richard Morrow Richard Whitaker Tim Ikin Tony Brown

Chris Shenton3 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Objectives Demonstration of a functional fully digital beamformer –Small scale useable instrument – “2-PAD” Develop metrics to describe the primary characteristics of various technology platforms on which such beamformers can be built. –What are these characteristics? Processing Capacity Power Consumption Cost Scalability –As a function of (Bandwidth, Sensitivity, No of Beams, Beam Quality) –Feed upward to SKA system design team to allow objective design decision making

Chris Shenton4 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Candidate Technologies HPC Clusters –Commodity Hardware, easy access to technology, Upgradeable, Standards based Networking, Mature(ish) programming environment. –IO Bandwidth limitations, inter-processor bandwidth bottlenecks, power requirements, space & infrastructure requirements. Multi-Core processors (inc DSP/GPU) –Semi-commodity hardware, maturing software tools, Accessible technology. –Immature technology, ‘difficult’ programming environment, space & infrastructure requirements, limited IO interconnect options. FPGA based reconfigurable computers –Can be optimised, medium power, medium cost, highly flexible. Good IO options. –Medium NRE Costs, medium power, medium cost. Specialist programming for high quality results. ASIC based dedicated processors –Optimised, lowest power, lowest cost (if volume is big enough) –Design effort, High NRE, Poor Flexibility.

Chris Shenton5 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Technology Summary Infrastructure Requirements PowerFlexibilityNRE CostUnit Cost Performance (per Watt) HPCHigh MediumHighLow Specialised Processors (MC,GPU,ALU Array) Medium High- Medium HighMedium FPGALowMediumHighMedium Medium- High ASICLow HighLowHigh

Chris Shenton6 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Architectural Features What are the features which drive these characteristics? Processing Elements –ALU’s –Dedicated Hardware Resources (Multipliers, Adders etc) –Microcode Engines or Unrolled Pipelined Datapaths Inter-element Communications –Shared Memory –Point to Point Connections –Datapath Duplication & Fanout –Switched Interconnects (Fabrics) IO –Off Chip communications

Chris Shenton7 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Trade-Offs We need to understand the effect of various optimisations in terms of quality of results. Can we make significant simplifications to the processing to reduce power and area? Without compromising the performance of the instrument. Process technology – do we really need to be at the bleeding edge? T sys trade-offs as a function of hardware simplification. Data Quantisation, scaling, Co-efficient 2 n Quantisation. Can we sacrifice T sys in order to meet power & cost requirements? Can we live with sub-optimal BERR performance across interfaces? Requirements for the clock distribution at various levels of the system hierarchy. Clock tree’s are potentially very power hungry.

Chris Shenton8 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Conclusions There is not a single “RIGHT” answer. The movement of data (both intra-chip and inter-chip) is at least as significant as the raw number of processing elements. The retained “Quality” of the data through the processing hierarchy has a cost (e.g. how hierarchical can a system be before beam quality is compromised to an unacceptable level). What is the cost of flexibility? Where do we need it, and where can we achieve flexibility by other means, for example dynamic co- efficient insertion. We are moving away from opinion based arguments towards generating the evidence we need to inform the SKA design decisions and to enable us to design a system meeting the scientific requirements. 2-PAD and its derivatives will enable us to begin quantifying these factors.