D Flip-Flops Objectives

Slides:

Advertisements

Similar presentations

State-machine structure (Mealy)

Advertisements

Chapter 6 -- Introduction to Sequential Devices. The Sequential Circuit Model Figure 6.1.

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

Chapter 6 -- Introduction to Sequential Devices

Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Princess Sumaya University

1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.

Sequential Logic Latches & Flip-flops

ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.

1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.

Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.

1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.

CS 140 Lecture 7 Professor CK Cheng 4/23/02. Part II. Sequential Network (Ch ) 1.Flip-flops SR, D, T, JK, 2.SpecificationState Table 3.Implementation.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.

CS 140 Lecture 8 Professor CK Cheng 10/22/02. Part II. Sequential Network 1.Flip-flops SR, D, T, JK, State Table Characteristic Eq. Q(t+1) = f(x(t), Q(t)).

CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)

CENG 241 Digital Design 1 Lecture 9 Amirali Baniasadi

Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.

Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

ETE Digital Electronics

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Latch Flip flop.

Flip-flops. Outline  Edge-Triggered Flip-flops  S-R Flip-flop  D Flip-flop  J-K Flip-flop  T Flip-flop  Asynchronous Inputs.

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =

Rabie A. Ramadan Lecture 3

D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.

Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.

Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.

Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.

Boolean Algebra and Logic Gates 1 Computer Engineering (Logic Circuits) Lec. # 10 (Sequential Logic Circuit) Dr. Tamer Samy Gaafar Dept. of Computer &

Other Flip-Flop Types: J-K and T flip-flops (Section 5-6)

© BYU 11b MSFF Page 1 ECEn 224 MSFF Master/Slave Flip Flops.

Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.

CSCE 211 Digital Design Lecture 12 Registers

Flip Flops 4.1 Latches and Flip-Flops 4 ©Paul Godin Created September 2007 Last edit Sept 2009.

Chapter5: Synchronous Sequential Logic – Part 1

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

5 - 1 Chapter 6 Analysis of Sequential Systems Chapter 6 Analysis of Sequential Systems 6.0 Introduction  Clocked System Clock A signal that alternates.

7. Latches and Flip-Flops Digital Computer Logic.

EEE 301 DIGITAL ELECTRONICS

©2010 Cengage Learning SLIDES FOR CHAPTER 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.

UNIT 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the book includes: Objectives.

Digital Logic & Design Dr. Waseem Ikram Lecture No. 25.

Lecture 10 Flip-Flops/Latches

LATCHES AND FLIP-FLOPS

Lecture 8 Dr. Nermi Hamza.

Digital Design Lecture 9

CS1104 – Computer Organization

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

ECE 301 – Digital Electronics

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.

Digital Logic Design Sequential Circuits (Chapter 6)

Chapter 6 -- Introduction to Sequential Devices

Synchronous sequential

Synchronous Sequential

Instructor: Alexander Stoytchev

Sequential Digital Circuits

FLIP-FLOP. The basic memory circuit is known as Flip-flop. OR It is a bistable sequential circuit which has two stable state (set & reset) and can be.

Presentation transcript:

D Flip-Flops Objectives Explain the operation of D flip-flops Understand how reset and preset inputs can be added to any flip-flop Generate the next state equations and state tables for all types of flip-flops ECEn 224 Winter 2002 February 15, 2002

Set to the state of the D input on clock transition D Flip-Flops Set to the state of the D input on clock transition CK Q’ denotes a clock input denotes transition on high to low Flip Flop Q D ECEn 224 Winter 2002 February 15, 2002

Set to the state of the D input on clock transition D Flip-Flops Set to the state of the D input on clock transition CK Q’ Flip Flop Q D Q+ = D ECEn 224 Winter 2002 February 15, 2002

D Flip-Flops D Q Clock ECEn 224 Winter 2002 Q’ Q D time CK Flip Flop February 15, 2002

D Flip-Flops (Typical) ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 1 1 1 1 1 1 1 1 = 0 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 1 1 1 1 1 1 1 1 01 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 10 01 1 1 10 01 1 1 1 01 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 10 01 1 1 10 01 1 10 10 1 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 1 10 1 1 01 1 1 10 10 1 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 1 1 01 1 01 1 1 1 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 1 1 1 1 1 1 1 1 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 1 1 10 1 1 1 1 10 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 01 1 1 1 01 1 10 10 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 01 1 1 01 1 1 01 1 10 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 01 10 1 1 1 1 1 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 10 1 1 1 1 1 1 01 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 1 1 01 1 1 1 01 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop P P’ Q Q’ Clock ECEn 224 Winter 2002 time D=0 1 1 1 1 1 1 1 1 1 time Clock P P’ Q Q’ ECEn 224 Winter 2002 February 15, 2002

D Flip-Flop with Reset Input A reset or clear input is added to many flip-flops for convenience This overrides other inputs and forces Q to 0 indicates that the reset is active low (reset on CLR = 0) Q’ Q Clear CLR CK D ECEn 224 Winter 2002 February 15, 2002

J-K Flip-Flop with Reset and Preset A preset line is added to force a flip-flops to Q = 1 This overrides other inputs Clear and preset should not be active at the same time Q’ Q This J-K flip-flop operates normally CLR = 1 and PRE = 0 Clear CLR PRE CK K J ECEn 224 Winter 2002 February 15, 2002

Flip-Flop Registers Flip-flops are grouped to form data registers Clear and preset are for designer convenience in initializing registers Data Out Q 1 Q 2 Q 3 Q 4 Q’ Q Q’ Q Q’ Q Q’ Q CLR CLR CLR CLR CK CK CK CK D D D D Clock Clear D 1 D 2 Data In D 3 D 4 ECEn 224 Winter 2002 February 15, 2002

Characteristic Equations Set-Reset Trigger J-K D Q+ = D Q+ = T  Q Q+ = TQ’ + Q’T Q+ = JQ’ + K’Q Q+ = S + R’Q (SR = 0) § Inputs not allowed ECEn 224 Winter 2002 February 15, 2002

Summary Explain the operation of D flip-flops Understand how reset and preset inputs can be added to any flip-flop Generate the next state equations and state tables for all types of flip-flops ECEn 224 Winter 2002 February 15, 2002