2 April 2003Paul Dauncey - CALICE DAQ1 First Ideas For CALICE Beam Test DAQ Paul Dauncey Imperial College London, UK for IC, Manchester, RAL, UCL.

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

17 Sep 2009Paul Dauncey1 US DHCAL integration with CALICE DAQ Paul Dauncey.
Adding electronic noise and pedestals to the CALICE simulation LCWS 19 – 23 rd April Catherine Fry (working with D Bowerman) Imperial College London.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
31 May 2007LCWS R&D Review - Overview1 WWS Calorimetry R&D Review: Overview of CALICE Paul Dauncey, Imperial College London On behalf of the CALICE Collaboration.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
2 October 2003Paul Dauncey1 Paris Summary Part 2 and Status of UK Electronics/DAQ Paul Dauncey Imperial College London, UK.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
16 Oct 2006DAQ - Paul Dauncey1 DAQ/Online and the DHCAL Paul Dauncey Overview of existing DAQ/online system H/w requirements for DHCAL S/w requirements.
9 Sep 2005DAQ - Paul Dauncey1 DAQ/Online Status Paul Dauncey Imperial College London.
2 July 2003Paul Dauncey - DAQ1 Progress on CALICE DAQ Paul Dauncey Imperial College London, UK.
12 Oct 2005DAQ - Paul Dauncey1 DAQ/Online Status Paul Dauncey Imperial College London.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
30 October 2002Paul Dauncey - CALICE/PRC1 PRC – CALICE Progress Report Paul Dauncey, Imperial College London Representing the CALICE Collaboration.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
ECFA Sep 2004Paul Dauncey - ECAL DAQ1 Thoughts on Si-W ECAL DAQ Paul Dauncey For the Imperial/UCL groups D. Bowerman, J. Butterworth, P. Dauncey,
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
Mark ThomsonLCUK Meeting, Oxford CALICE STATUS Mark Thomson University of Cambridge  Overview  UK Hardware  UK Simulation  UK Reconstruction  Conclusions.
DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 DDAQ Trigger o Reminder: DAQ Trigger vs Particle Trigger o DAQ Trigger o Particle Trigger 1) Possible.
27 th May 2004Daniel Bowerman1 Dan Bowerman Imperial College 27 th May 2004 Status of the Calice Electromagnetic Calorimeter.
6 Mar 2002Readout electronics1 CALICE: Status report Paul Dauncey, Imperial College for Birmingham, Cambridge Manchester, UCL Outline: CALICE and the ECAL.
LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
10 th November 2004Daniel Bowerman1 Dan Bowerman Imperial College Calice Meeting - UCL 10 th November 2004 Electronics Status For the Imperial, Manchester,
06/15/2009CALICE TB review RPC DHCAL 1m 3 test software: daq, event building, event display, analysis and simulation Lei Xia.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
06/03/06Calice TB preparation1 HCAL test beam monitoring - online plots & fast analysis - - what do we want to monitor - how do we want to store & communicate.
Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
7 Nov 2007Paul Dauncey1 Test results from Imperial Basic tests Source tests Firmware status Jamie Ballin, Paul Dauncey, Anne-Marie Magnan, Matt Noy Imperial.
18 Jan 2006DAQ - Paul Dauncey1 DAQ/Online: readiness for DESY and CERN beam tests Paul Dauncey Imperial College London.
ECFA Sep 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
24 Mar 2009Paul Dauncey1 CALICE-UK: The Final Curtain Paul Dauncey, Imperial College London.
25 Feb 2005Paul Dauncey1 TB Review: DAQ Paul Dauncey Imperial College London For Imperial, RAL, UCL.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
6 Mar 2006DAQ - Paul Dauncey1 DAQ/Online: readiness for DESY and CERN beam tests Paul Dauncey Imperial College London Update of Orsay talk; concentrate.
1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.
5 February 2003Paul Dauncey - Calice Status1 CALICE Status Paul Dauncey Imperial College London For the CALICE-UK groups: Birmingham, Cambridge, Imperial,
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
26 September 2003Paul Dauncey - DAQ1 System-wide triggering and DAQ issues Paul Dauncey Imperial College London, UK.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
ILC Calorimetry Test Beam Status Lei Xia ANL HEP.
Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London CALICE a calorimeter.
LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For CALICE-UK electronics group: A. Baird, D. Bowerman, P. Dauncey,
5-9 June 2006Erika Garutti - CALOR CALICE scintillator HCAL commissioning experience and test beam program Erika Garutti On behalf of the CALICE.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
4 November 2002Paul Dauncey - Electronics1 UK Electronics Status Paul Dauncey Imperial College London.
APEX DAQ rate capability April 19 th 2015 Alexandre Camsonne.
1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.
5 May 2006Paul Dauncey1 The ILC, CALICE and the ECAL Paul Dauncey Imperial College London.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
19 Apr 2007DAQ Readiness1 Paul Dauncey. 19 Apr 2007DAQ Readiness2 DAQ hardware layout ? More CRCs New HCAL stage May not be used.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
Technical Review: DAQ/Online
Gu Minhao, DAQ group Experimental Center of IHEP February 2011
CDR Project Summary and Issues
Example of DAQ Trigger issues for the SoLID experiment
UK ECAL Hardware Status
John Harvey CERN EP/LBC July 24, 2001
Trigger issues for the CALICE beam test
CALICE: Major Items Since September
The CMS Tracking Readout and Front End Driver Testing
Presentation transcript:

2 April 2003Paul Dauncey - CALICE DAQ1 First Ideas For CALICE Beam Test DAQ Paul Dauncey Imperial College London, UK for IC, Manchester, RAL, UCL

2 April 2003Paul Dauncey - CALICE DAQ2 ECAL 30 layers of tungsten 9720 Si diode pads with analogue readout HCAL 38 layers of iron  5cm 2 scintillator pads with analogue readout (AHCAL) OR  1cm 2 RPC, scintillator or GEM pads with digital readout (DHCAL) CALICE beam test overview

2 April 2003Paul Dauncey - CALICE DAQ3 Want to do detailed studies of showers Tune simulation accurately Particularly important for hadronic showers Want to run in many configurations Particle type (e and  ), energy (1-100 GeV), HCALs, preshower material, incident angle, etc Want ~ 100 configurations, with ~ 10 6 events per configuration Total event sample ~ 10 8 events For each event, read out ECAL and either HCAL plus Beam monitoring and trigger “Tail catchers” for shower leakage Purpose built readout board being developed Based on CMS Si tracker Front End Board (FED) 9U board; currently standard VME, upgradable to VME64x Beam test aims

2 April 2003Paul Dauncey - CALICE DAQ4 Readout board structure Front End (FE) FPGA controls all signals to front end electronics Back End (BE) FPGA gathers and buffers all event data from FE and provides interface to VME Trigger logic in BE for timing and backplane distribution; only active in one board First readout board prototypes in July 2003, final boards in March 2004 Readout board overview

2 April 2003Paul Dauncey - CALICE DAQ5 Dual 16-bit ADCs and 16-bit DAC DAC fed back for internal as well as front end calibration No data reduction in readout board DHCAL has zero suppression in front end Read out all ECAL and AHCAL channels for every event Maximum 3.5 kBytes per board, 30 kBytes total per event On-board buffer memory; 8 MBytes No buffering available in ECAL and AHCAL front end; must receive data from front ends for every trigger Memory allows buffering of up to ~2k events on readout board in beam spill Large amount of unused I/O from BE FPGA to backplane Will implement trigger logic and control/readout interface to VME in BE CMS version being debugged now Will “borrow” a lot of software and DAQ from them Readout board features

2 April 2003Paul Dauncey - CALICE DAQ6 Want 10 8 sample within a reasonable running time 100 Hz average event rate 1kHz peak event rate during beam bunch Assumes  10% duty cycle for beam Want to buffer 2k events during beam bunch Handle beam bunches up to 2 secs Robust, simple, flexible Needs to be flexible for several different HCAL options and/or beam lines Minimal fast control/timing system Need simple, fast (180ns latency) trigger distribution Solution: single PC and single VME crate if possible No inter-PC communication issues No trigger synchronisation issues DAQ requirements

2 April 2003Paul Dauncey - CALICE DAQ7 Trigger/DAQ logic Idea is to implement trigger/DAQ interface for all subsystems

2 April 2003Paul Dauncey - CALICE DAQ8 Multiple (4) trigger and “activity” (background) inputs Can be enabled and disabled through VME Need clean events with no pile-up Activity prevents subsequent triggers within configurable time period Trigger records following activity; read out with event Trigger latches off logic, preventing further triggers Reset through VME; single reset for system so no synchronisation issues Trigger is fanned out and sent to backplane connector Distribution to other boards in crate using custom cable Point-to-point LVDS (probably) Trigger also configurably delayed and output to connector For distribution to other systems (beam monitoring, HCAL?) Assuming 16 outputs, LVDS; we have a LVDS  NIM converter available Beam on signal allows buffering during spill, readout after spill Trigger handling

2 April 2003Paul Dauncey - CALICE DAQ9 Readout board can run in any of three modes Single trigger readout Read all data between each trigger; slow but sure Semi-buffered readout Read minimal information from each board per event; e.g. trigger number and buffer occupancy Must read any unbuffered electronics for each event Buffer rest of data and read later (after beam spill) Fully-buffered readout Nothing read from readout boards per trigger; only unbuffered electronics All readout board data buffered until end of spill A missed trigger corrupts whole spill of data Semi-buffered is to avoid the need for a more sophisticated fast control and timing system Modes of operation

2 April 2003Paul Dauncey - CALICE DAQ10 Assumptions: Average event data: ECAL 19 kBytes, DHCAL 5 kBytes (AHCAL 3 kBytes), other (beam monitoring, etc) 2 kBytes (?) Average time for clear/trigger/interrupt from end of one event to start of read of next: 0.1ms. Implies beam rate >10kHz VME data speeds: non-block transfer 4 MBytes/s, block transfer 16 MBytes/s Semi-buffered readout of ECAL and HCAL is 400 Bytes per event total, read out with non-block transfer so takes 0.1ms All beam monitoring, etc, data is always unbuffered and is read out with non-block transfer so takes 0.5ms per event Disk write speed: ~ 20 MBytes/s; always outperforms VME DAQ readout rates

2 April 2003Paul Dauncey - CALICE DAQ11 Rates for the different modes: Single trigger: 24kBytes block transfer 1.5ms, total 2.3ms per event; rate limited to 430Hz Semi-buffered: 400 Bytes takes 0.1ms so 0.9ms per event during spill; rate limited to 1.1kHz. 1.5ms per event outside of spill; rate limited to 670Hz Fully-buffered: Only time saved is readout of 100 Bytes, so 0.8ms per event during spill; rate limited to 1.2kHz. 1.6ms per event outside of spill; rate limited to 630Hz No significant gain from using fully-buffered mode over semi- buffered mode Simpler trigger, better error detection and event verification in semi-buffered mode DAQ readout rates (cont)

2 April 2003Paul Dauncey - CALICE DAQ12 Legacy equipment in beam line is big uncertainty Potential beam lines have differing equipment, formats, etc. VME, cPCI, CAMAC (!) all potentially needed Uncertainty also in mode of use; still have one crate? Use beam line DAQ? How interfaced? What OS? Use crate with our PC? Is hardware control/readout software portable? Beam monitoring

2 April 2003Paul Dauncey - CALICE DAQ13 Want to minimise any impact on DAQ rate Disk I/O competition, network I/O, etc; need to test effect of these Simplest system is two PCs with physically movable disks “Offline” PC copies to permanent local and remote (DESY) storage Also does pedestal subtraction and calibration to produced reduced data file Downside; limits speed of data access after a run Gives complete logical disconnect between DAQ and offline Allows DAQ to be completely stand-alone if necessary Data distribution

2 April 2003Paul Dauncey - CALICE DAQ14 Very little work (~ two weeks!) in this so far Open to suggestions to use existing DAQ software (MIDAS?) Prototype DAQ software ideas

2 April 2003Paul Dauncey - CALICE DAQ15 Simple prototype system working Standard POSIX shared memory for event and control buffers Standard signal IPC for throttle implementation Dummy VME interface at present for tests; readout board memory map not yet defined System will be Linux, software in C++ This is where experience of developers lies Probably borrow much from existing CMS FED teststand which also uses Linux and C++ Monitoring will use ROOT Have not yet decided on data persistency Writer process could have optional different output formats ROOT, SIO, ASCII have been discussed Probably implement more than one Prototype DAQ software ideas (cont)

2 April 2003Paul Dauncey - CALICE DAQ16 Still flexible as depends on development of prototype calorimeters, electronics, etc Beam line(s) to be used not yet decided Rough working assumption for outline schedule is Summer 2004 – ECAL only at DESY with electron beam Summer 2004 – tile AHCAL only at DESY with electron beam Autumn 2004 – ECAL with tile AHCAL Winter 2004 – ECAL with RPC DHCAL Summer 2005 – ECAL with RPC/GEM/scintillator mixed DHCAL First milestone for complete electronics and DAQ system Cosmic tests of ECAL, Spring 2004 Schedule

2 April 2003Paul Dauncey - CALICE DAQ17 Have around one year from now to build DAQ system for CALICE Based on custom-built VME readout electronics Aiming for rates of around 1kHz during a spill Buffering up to 2k events during the spill on-board Biggest uncertainties relate to beam line equipment Grateful to hear from anyone with experience of likely beam areas DAQ software at very preliminary stage Output data format, etc, not yet decided Summary