Ladder QA Status. Ladder QA Summary Ladder8765432187654321Remarks 1XXXXXXXXOOOOOXOO left : short (via-GND) right chip3 : cannot mask 2OOOOOOOOOOOOOOO.

Slides:

Advertisements

Similar presentations

Status of Pixel Test Niigata University/RIKEN Kohei Fujiwara.

Advertisements

Z x 725 Sensor Mark 140 x Sensor Coordinates Bump Bond Pad Ø = 12/ FE PAD#2 110 x 210 LM Structure FE Chip Coordinates Bump.

2x2 module & stave layouts. 2 options “Small chip” “Big chip” Boundary between “small” and “big” is determined by the 6” sensor wafer layout that must.

Marco Bregant Vertex05 - Nikko, November 2005 Dipartimento di Fisica Universit à di Trieste & Istituto Nazionale di Fisica Nucleare (INFN) - Trieste ALICE.

ECE 300 Microprocessor Project Using The Texas Instruments MSP 430F449PZ Controller Group members: William Bohon Steve Bishop Steve Bishop Ann Tan Ann.

ATLAS Module building at Glasgow

Pixel Ladder QA manual Setup Testing Disassembly R. Akimoto, A. Shaver. July 2010.

Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.

Naming Convention HFT PIXEL 12-June pixel identification sector – ladder – chip - row - column 1-10in out1 out2 out Alternative.

Stave -1 status and other reports Stave Loading Meeting, November 8 th 2011 G. Barbier, F. Cadoux, A. Clark, D. Ferrère, C. Husi, G. Iacobucci, A. La Rosa,

QUAD MODULE TESTING 18 th January 2013 Kate Doonan University of Glasgow.

General needs at CERN for special PCB’s Philippe Farthouat CERN.

Slide 1US silicon group meeting 5/6/2003 Hybrid Testing Status 10 new hybrids brought by Lenny all tested à 9 tested with no flaws à 1 had 1 chip + 1 wirebond.

SINTEF Wafers We studied two wafers. Wafer #24 and one oxygenated wafer.

1 Module and stave interconnect Rev. sept. 29/08.

Measurement at -5 and -10 C Leakage current and depletion voltage of the irradiated chips were measured at -5 C and -10 C.

1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors

Naming Convention HFT PIXEL 12-June-2009 Updated 03/08/2013 By LG to include row and column information for Ultimate sensors.

WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.

A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.

1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors

Bump Bonding and Thinning of Hybrid Pixel Detectors Kiyoshi Tanida (RIKEN) Johann M. Heuser (RIKEN) PHENIX upgrade workshop, Aug 2002 Contents Bump bonding.

Ladder QA manual. Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than.

SPD Mechanics and Cooling Status of the activity in Padova Rosario Turrisi Contents: Calibration of Johansson measuring machine Cooling components Half-stave.

PHENIX Silicon Pixel Detector Construction, Operation, and the first Results Atsushi Taketani RIKEN Nishina center RIKEN Brookhaven Research Center Outline.

M.Oriunno, SLAC Stave cable and module options. M.Oriunno, SLAC Background - module The IBL electrical unit for data output is a single chip The use of.

Frontend of PHENIX Si pixel K. Tanida (RIKEN) FEM/DAQ meeting for PHENIX upgrade (10/24/02) Outline Overview of PHENIX Si pixel detector ALICE1 chip readout.

Ladder QA manual. Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than.

EP/ED group meeting1 ALICE PIXELS DETECTOR.

PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.

2 Silicon pixel part Done and to be written Written! Under way To be done Introduction 1.Hybrid Pixel Assembly Concept 2.Silicon sensor 1.First thinned.

13 January 2004V. Manzari - Quark Matter Oakland1 The Silicon Pixel Detector (SPD) for the ALICE Experiment V. Manzari/INFN Bari, Italy for the.

Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.

Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.

MS, LG, XS PXL ladder tests at IPHC, May 1-7, Preliminary Ladder Testing Results (part 2) At IPHC MS, XS, LG.

C.V. S.W. T.S. L.G. X.S. M.S. IPHC-LBL meeting, January 22, Probe Test Results for 5 wafers of Ultimate-2 sensors Outline:  Yield and wafer.

Strasbourg status Ring 7 pilot run François Didierjean.

David Nelson SQP E-board November 4, Pixel nSQP E-board Presented by David Nelson

Pixel detector development: sensor

Transition to cables Staves Services IP Underside of stave: IBL modules IBL Design.

ALICE SSD 20 May Yalta G-J Nooren ALICE SSD status.

Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.

US stavelet update 12th April PPB2s on serial power side 12 Apr SAMTEC connector (floating) Bond pad (connected to EoS through WB + bus tape.

Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/23/20102electro-mechanical.

Assembly and Test of the Spectrometer (H.P. Apr. 16,1998) Status Module Assembly and Tests 1.) Status of completed hybrids and module 2.) Summary of the.

Hybrid and Module Status 1. Hybrid Delivery First hybrids over-etched and shrunk due to changes in design and mistakes in manufacturing – Shrinkage for.

DOE CD-2/3a Review of the BTeV Project – December 14-16, BTeV Pixel Detector Pixel Module Assembly and Half-Plane Assembly Guilherme Cardoso James.

Eric Vigeolas, July the 3 rd Status The IBL detector construction already started and the components assembly (flex, modules, stave loagin) will.

Origami and PA design 6 February 2012 Christian Irmler (HEPHY Vienna) 1 Common SVD-PXD Meeting.

SVD DAQ Status Koji Hara (KEK) 2012/7/19 DAQ workshop1.

System Test Assembly 20th Oct 2009 M. Kurosawa. Current Status Performed system test with new FEM and software. Visit VICRISE on 13th Oct. 2-L and 8-R.

HV2FEI4 and 3D A.Rozanov CPPM 9 December 2011 A.Rozanov.

T. Bowcock University of Liverpool

Markus Friedl (HEPHY Vienna)

Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC

Pixel Status Mar 12nd 2012 Maki KUROSAWA RBRC.

Quick look: 28th November 2007

Mimosa18 on PCB (from the chip side)

Hybrid Testing Status 10 new hybrids brought by Lenny all tested

Production Status 39 modules produced

Hybrid & Module Testing Status

Hybrid & Module Testing Status

Module Testing Status Week of 3/14-3/18.

FNAL Hybrid Testing Status

Chapter 5 Section 4 Factoring Trinomials.

The Image The pixels in the image The mask The resulting image 255 X

Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)

Possible types of Si-sensor: SILICON CALORIMETRY FOR A LINEAR COLLIDER G.Bashindzhagyan, Il Park August Silicon sensor.

Presentation transcript:

Ladder QA Status

Ladder QA Summary Ladder Remarks 1XXXXXXXXOOOOOXOO left : short (via-GND) right chip3 : cannot mask 2OOOOOOOOOOOOOOO  right chip1 : defect of bump bond 3O  OOOOOOOOXOOO left chip5-7 : defect of bump bond (~30%) right chip4 : delamination of chip leakage current : 200  A at 20V 4XXXXOOOOOOOOOOXX left chip5-8 : short (via-GND) right chip 1-2 : delamination of chip 5OOOOOOOOOOOOOOOO to be repaired (connector of left bus) few % of left chip 1,2,5,7 and Right chip 2,4 : defect bump bond 6OOOOOOOOOOOOOOOO 7XX left chip1-2 : destroyed 8 wire bonding (going on) 9 completion of sensor gluing Left Right

Ladder 1 Noise pixel Cannot mask Cannot take data because of short between DATA B22 (via hole) and GND

Ladder 2

Ladder 3 Bonding wire popped up

6 Wires of only chip4 of right BUS popped up. Delamination for Ladder3 delaminated from stave chip6 chip5 chip4 chip3 Side view (Ladder3) Top view (Ladder3) Sensor module BUS popped up Stave Sensor module BUS

Ladder 4 Cannot take data because of short between via hole and GND Bonding wire popped up

Wires of chip1 and 2 of right BUS were damaged. Delamination for Ladder4 Wires of chip8 of left BUS (some analog line and JTAG line) were damaged. Side view (Ladder3) Top view (Ladder4) Sensor module BUS half area doesn’t respond Stave

Ladder 5 To be repaired (connector of left bus)

Ladder 6

Ladder 7 Top view (Ladder7) Wire side