ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)

Slides:

Advertisements

Similar presentations

Changes in input values are reflected immediately (subject to the speed of light and electrical delays) on the outputs Each gate has an associated “electrical.

Advertisements

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

Flip-Flops, Registers, Counters, and a Simple Processor

Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.

1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.

Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Sequential Circuits A Basic sequential circuit is nothing but a combinational circuit with some feedback paths between its output and input terminals.

Half Adder Sum = X’Y+XY’ = X  Y Carry = XY YXYXYX  YYYX  XX XOR XNOR.

Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Registers.1. Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the.

Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.

ECE 331 – Digital System Design Flip-Flops and Registers (Lecture #18) The slides included herein were taken from the materials accompanying Fundamentals.

Spring 2002EECS150 - Lec14-seq1 Page 1 EECS150 - Digital Design Lecture 14 - Sequential Circuits I (State Elements) March 12, 2002 John Wawrzynek.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

ECE 331 – Digital System Design Counters (Lecture #18)

Digital Logic Design Lecture 24. Announcements Homework 8 due today Exam 3 on Tuesday, 11/25. – Topics for exam are up on the course webpage.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

REGISTER A Register is a group of binary storage cells suitable for holding binary information. A group of flip-flops constitutes a register, since each.

Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.

Registers and Counters

ETE Digital Electronics

ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.

ECE 301 – Digital Electronics Counters (Lecture #16)

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.

1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.

COE 202: Digital Logic Design Sequential Circuits Part 1

ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)

Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 14, slide 1 Introduction to Electronic Circuit Design.

Digital Design: Principles and Practices

Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.

1 Register A register is a sequential circuit that can be set to a specific state and retain that state until externally changed. –State is a combination.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

1 COMP541 Sequential Circuits Montek Singh Feb 1, 2012.

Logic Design CS221 1 st Term Storage (memory) Cairo University Faculty of Computers and Information.

Sequential logic circuits

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.

Digital Electronics Electronics Technology Landon Johnson Shift Registers.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.

LECTURE IX CH 5 LATCHES AND FLIP-FLOPS. Sequential logic circuits by definition progressive from one logic state to the next. In order for this to occur,

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

EKT 121 / 4 ELEKTRONIK DIGIT I

Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.

Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

ECE 545—Digital System Design with VHDL Lecture 1

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi

ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)

Modular sequential logic Use latches, flip-flops and combinational logic –Flip-flops usually grouped to form a register Shift registers –n bits {x n …x.

ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)

Dept. of Electrical Engineering

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Digital Design Lecture 9

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

Week 11 Flip flop & Latches.

Presentation transcript:

ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)

ECE Digital Electronics2 Basic Memory Elements

ECE Digital Electronics3 Basic Memory Elements Basic Latch  A feedback connection of two NOR gates or two NAND gates, which can store one bit of information. Can be set to 1 or reset to 0. Gated Latch  A basic latch that also includes input gating and a control input signal (i.e. the clock). Flip-Flop  A storage element based on the gated latch principle, which can have its output state changed only on the edge of the controlling clock signal.

ECE Digital Electronics4 D Flip-Flop

ECE Digital Electronics5 Master-Slave Flip-Flop D Flip-Flop

ECE Digital Electronics6 D Flip-Flop: Master-Slave

ECE Digital Electronics7 D Flip-Flop: Master-Slave D Clock Master active Slave active Y Q

ECE Digital Electronics8 Positive Edge-triggered Flip-Flop D Flip-Flop

ECE Digital Electronics9 D Flip-Flop: Edge-Triggered positive edge negative edge

ECE Digital Electronics10 D Flip-Flop: Symbols

ECE Digital Electronics11 D Flip-Flop: Function Table

ECE Digital Electronics12 Comparison of Level-Sensitive and Edge-Triggered Memory Elements Basic Memory Elements

ECE Digital Electronics13 D Clock Q a Q b D Q Q (b) Timing diagram D Q Q D Q Q D Clock Q a Q b Q c Q c Q b Q a (a) Circuit Clk Q c Gated D Latch Positive Edge-triggered D Flip-Flop Negative Edge-triggered D Flip-Flop + Edge-triggered D FF Gated D Latch - Edge-triggered D FF Note that the Latch, Positive Edge-triggered FF, and Negative Edge-triggered FF each have a unique symbol

ECE Digital Electronics14 Asynchronous Preset and Clear Signals Flip-Flops

ECE Digital Electronics15 Q Q D Clock (a) Circuit D Q Q Preset Clear (b) Graphical symbol Clear Preset master slave Asynchronous Preset and Clear

ECE Digital Electronics16 JK Flip-Flop Flip-Flops

ECE Digital Electronics17 JK Flip-Flop

ECE Digital Electronics18 JK Flip-Flop

ECE Digital Electronics19 T Flip-Flop Flip-Flops

ECE Digital Electronics20 T Flip-Flop

ECE Digital Electronics21 T Flip-Flop

ECE Digital Electronics22 Registers

ECE Digital Electronics23 Registers Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the ability to shift its contents (either left or right).  Must use Flip-Flops Either edge-triggered or master-slave  Cannot use Level-sensitive Gated Latches

ECE Digital Electronics24 4-bit Register Registers

ECE Digital Electronics25

ECE Digital Electronics26 4-bit Register with Parallel Load Registers

ECE Digital Electronics27 2-to-1 Multiplexer

ECE Digital Electronics28 4-bit Serial-In Serial-Out Shift Register Registers

ECE Digital Electronics29 4-bit SI/SO Shift Register common clock Edge-triggered Flip-Flop

ECE Digital Electronics30 Parallel-In Parallel-Out Shift Register Registers

ECE Digital Electronics31 2-to-1 Multiplexer

ECE Digital Electronics32 Parallel-In Parallel-Out Bi-directional Shift Register Registers

ECE Digital Electronics33 4-bit PI/PO Bi-directional Shift Register

ECE Digital Electronics34 Acknowledgments The slides used in this lecture were taken, with permission, from those provided by Pearson Prentice Hall for Digital Design (4 th Edition). They are the property of and are copyrighted by Pearson Education.