Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.

Slides:



Advertisements
Similar presentations
Flex Circuit Design for CCD Application ECEN 5004 Jon Mah.
Advertisements

CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
EMLAB 1 4. Linear wire antenna. EMLAB 2 Simulation of dipole antennas.
INSTITUT MAX VON LAUE - PAUL LANGEVIN Fast Real-time SANS Detectors Charge Division in Individual, 1-D Position- sensitive Gas Detectors Patrick Van Esch.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
Designing a EMC Compatible Electronic Meter using AD7755 a.
Grounding and Testing L0 (L1) --- noise studies --- Kazu Hanagaki, Sara Lager, Gustavo Otero Introduction of noise issue What is going on the other side.
Input Transducers (Microphones).
Vertex Detector Cable Considerations Bill Cooper Fermilab VXD.
3. Capacitance and dielectrics. 3 8 The potential difference between the plates of a 3 μ F capacitor is 100 V. How much energy is stored in.
Instrumentation: ground and noise Temperature Measurement.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
November Vertex 2002 Kazu Hanagaki1 Layer 0 in D0 Silicon Tracker for run2b Kazu Hanagaki / Fermilab for D0 run2b Silicon Tracker group Motivation.
Vertex2002, Kailua-Kona, HI 11/07/02 B. Quinn1 Carbon Fiber Grounding Issues in the DØ Run IIb Silicon Detector Design Breese Quinn Marvin Johnson, Mike.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
EMC review for Belle II (Grounding & shielding plans) Sub-systems ( XXXXX)
WEEK ONE TOPIC: ELECTRONICS SOLID STATE MATERIALS  CONDUCTORS  INSULATORS  SEMICONDUCTORS.
Low Noise Detector Design
Embedded Pitch Adapters a high-yield interconnection solution for strip sensors M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez CNM (Barcelona)
Analog Cable Status Basic design fixed --- the latest cable has good quality. (report by Frank) Capacitance for single cable ~0.35pF/cm --- both new and.
Experimental Area Meeting V. Bobillier1 Good connection to earth (in many points) of every metallic parts to be installed in the cavern is very.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
STS Simulations Anna Kotynia 15 th CBM Collaboration Meeting April , 2010, GSI 1.
Inductance and AC Circuits. Mutual Inductance Self-Inductance Energy Stored in a Magnetic Field LR Circuits LC Circuits and Electromagnetic Oscillations.
Copyright © 2009 Pearson Education, Inc. Chapter 33 Inductance, Electromagnetic Oscillations, and AC Circuits.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Conventional Tubes Conventional Device tubes cannot be used for frequencies above 100MHz 1. Interelectrode capacitance 2. Lead Inductance effect 3. Transit.
Experience with the MVD Living around the beam pipe Components, connections, signals, systems Hubert van Hecke - Los Alamos.
ALICE DCS Workshop 28/29 May 2001 Vito Manzari, INFN Bari SSD (Silicon Strip Detector) SDD (Silicon Drift Detector) SPD (Silicon Pixel Detector) Detector.
Marc Weber Rutherford Appleton Laboratory Bob Ely, Sergio Zimmermann, Paul Lujan LBNL Rong-Shyang Lu Academia Sinica Taiwan Shielding and Electrical Performance.
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
Inductance and AC Circuits. Mutual Inductance Self-Inductance Energy Stored in a Magnetic Field LR Circuits LC Circuits and Electromagnetic Oscillations.
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
R. Lipton, Director’s Installation Review Oct 25, 2005 Layer 0 Preparations Layer 0 assembly was completed Aug 1 The overall quality of the detector is.
Design Discussion of Mechanical / Electrical Interfaces Bill Cooper (Fermilab) (Layer 1) VXD.
Shielded Wires Let us say that the voltages measured at the terminal of the receptor circuit are beyond the desired level. What can we do? Two common solutions.
Grounding Studies Metal box sensor SVX4/hybrid Analog cable GND(20W)
Grounding Guidelines Developed for LBNE
At the HERA collider in Hamburg an experiment (ZEUS) has been built to study electron-proton collisions. For the near future an upgrade of this experiment.
25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony.
Ph.D. Candidate: Yunlei Li Advisor: Jin Liu 9/10/03
Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
Paul Dolejschi Progress of Interstrip Measurements on DSSDs SVD.
Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.
LHCb Vertex Detector and Beetle Chip
Grounding.
Development of radiation hard Sensors & Cables for the CBM Silicon Tracking System Sudeep Chatterji On behalf of CBM-STS Collaboration GSI Helmholtz Centre.
The CMS Silicon Strip Tracker Carlo Civinini INFN-Firenze On behalf of the CMS Tracker Collaboration Sixth International "Hiroshima" Symposium on the Development.
R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage.
Stave Core Electrical Considerations Ned Spencer (UCSC), Sergio Diez (DESY), David Lynn (BNL) Local Support Assembly, AUW Nov
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
FGT Magnet C Assembly metric tons (59 US tons) -100mm thick steel plates -6.6m high x 3.1m wide x 1m deep (outer dimensions) -5m high x 2.25m wide.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
The MicroBooNE Cryostat Wall as EMI Shield We estimate the noise charge induced on a TPC wire. We start with Marvin Johnson’s analysis of the transfer.
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Visit for more Learning Resources
Calorimeter Mu2e Development electronics Front-end Review
Analog FE circuitry simulation
Meeting on Services and Power Supplies
Compilation of Dis-/Advantages of DC-DC Conversion Schemes
Exercise 10 Power systems.
I Alexander Nass for the JEDI collaboration
Presentation transcript:

Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group

Outline Description of the detector Noise and tracking performance Low noise design techniques Implementation in layer 0 Conclusion

Layer 0 Performance Layer 0 was installed during the recent RunIIb shutdown. The detector consists of: 48 modules arranged in 6 “facets” 12 and 7 cm lengths 71 and 81 micron pitch Signals transferred to readout chips using low mass analog cables

Where does L0 go? Clearance outer radius ~23mm inner radius ~15mm  very tight!

Layer 0 Structure All Carbon fiber structure 3 main pieces but no separation for electrical isolation Inner Shell Cooling Tubes Cooling Manifold Sensor Shell Hybrid Shell Z = 0

Performance - Charge Distributions More one strip Clusters than MC Better simulation of charge

Noise Challenging noise design because of long cables between silicon and amplifier. SVX 4 has good noise performance Challenge is to reduce common mode noise as much as possible

Noise Theory We define noise for channel as To investigate common mode noise we define differential noise as We also assume that the noise is equal in the two channels. Then

Correlations Adjacent channels are correlated through interstrip capacitance (G. Lutz, NIM A 309 (1991) 545) Must include analog cable Measured capacitance of cable but… –Cable has ~ 20 ohms of resistance –Cable has variable spacing from ground Best estimate is.35 ADC counts of common mode noise (MIP signal is ~30 counts)

Early Test Stand Data Without FerriteWith Ferrite Ferrites refer to filters on the power supply lines Pick up from temp monitor cables

Detector installed in D0 Total noise X 10 Pedestal Differential noise X 10 Design Goal was S/N=15 Measured S/N=18 No real time pedestal subtraction Calculated Noise

Noise Sources Ground Loops Power Supply Noise Other Noise conducted into the Detector –Capacitive coupling is very important Radiated Noise (broadcast) is usually NOT a source –Radiators are usually the size of the wavelength –Radiated wave needs ~ wavelength to develop

Detector Grounding Principles Isolate the input lines from capacitive coupling to the rest of the world. Keep the entire detector at the same potential as the ground of the SVX 4 chip. –No noise will be measured even if the ground is oscillating. –Minimizing inductance is crucial Eliminate ground loops - especially ones through the detector structure

Ground Loops Small diameter of detector required a continuous carbon fiber support tube Carbon fiber is conductive at high frequencies (W. Cooper et al, NIM A 550 (2005) 127 ) Electronics at each end so if they are grounded, there is a ground loop –Magnetic fields cutting this loop will cause currents in the carbon fiber => noise in the readout.

Our Solution Electronically create an isolated ground on the detector –Use ground isolated power regulators near the detector –All signals sent differentially across the barrier –Minimize capacitive coupling in the mechanics –Isolated high voltage ground with 10K resistor We achieved about 60 ohms at 1 MHz –Run the SVX 4 at lowest bandwidth to minimize coupling Isolated ground needs reference to the outside world –This is provided by the high voltage ground resistor

Filters Regulators did not have enough common and differential noise rejection for power supply noise and cable pick up –Added CLC filter before regulators Filter both source and return for common mode noise. Tested this system by shorting the grounds together –Overall affect was small. –Implies rest of grounding design was working exceptionally well

Detector Schematic

Some Detector Design Features Carbon fiber is conductive but needs 10%-20% coverage by copper or Aluminum to make a good connection (see NIM article) Want even better conductivity to minimize potential differences across the detector We developed a process where we co cured a copper clad Kapton sheet onto the outside of the carbon fiber –5 µ copper etched as a mesh with 30% coverage –Kapton thickness is 25 µ –Copper is next to the carbon fiber. Vias with gold plated contacts are used to connect to to the circuit.

Other Tricks For a given amount of material, the lowest inductance shape is wide and thin. Wrap-around to connect sensor GND to support (as well as bias voltage to backplane) Mesh (to minimize capacitance) spacer between analog cables Large area for hybrid ground connection ground for hybrid wrap-around for ground and bias

Hybrid grounding Tried wire connections to connect to carbon fiber –Tried 1 to 4 wires about 2 cm long The larger the number of wires, the less noise. Switched to gold strip on back of hybrid –Provided the very lowest noise. SVX 4 set up as single point ground –Minimize ground currents inside chip

Hybrid Schematic Strip on back of hybrid Single Point chip ground

Hybrid

Layer 0

Other Considerations There is no metallic shield around the detector –Radiated noise is almost never a problem –The large number of cable penetrations make an RF shield almost impossible Capacitive coupling is minimized by keeping layer 0 separated from nearby conductors –Beam pipe is an important issue –Separation is ~1 mm –Careful mechanical installation –Verified separation by measuring the capacitance between the beam pipe and layer 0

Conclusions Layer 0 has ~.3 ADC counts of common mode noise Isolated ground is useful but does not make a major contribution Good power supply filtering is important Single point ground for chip is likely to be useful Most important is overall detector design –Kapton mesh for connection to carbon fiber and low impedance ground –Hybrid to detector ground attachment –Bias voltage attachment at sensor