ECE 320 Homework #6 Derive the state table and state diagram of the sequential circuit of the Figure below. What is the function of the circuit? A’ A.

Slides:

Advertisements

Similar presentations

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Advertisements

Sequential Circuits1 SEQUENTIAL CIRCUITS. Sequential Circuits2 Two Types of Switching Circuits Combinational Circuits –Combinational circuits have only.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Sequential Logic Design with Flip-flops

Registers.1. Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the.

Sequential Circuits and Finite State Machines Prof. Sin-Min Lee

CSCE 211: Digital Logic Design

Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.

ECE 331 – Digital System Design Counters (Lecture #19) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.

Sequential Logic Combination logic: outputs are based on a combination of present inputs only. Sequential logic: outputs depend on present and past inputs.

Sequential Circuit Introduction to Counter

1 EENG 2710 Project Synchronous Counters. 2 Counters Counter: A Sequential Circuit that counts pulses. Used for Event Counting, Frequency Division, Timing,

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Design.

Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Sequential Circuit - Counter -

Analyzing our example circuit

Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.

Circuit, State Diagram, State Table

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.

Sequential Circuit Design. Outline  Flip-flop Excitation Tables  Sequential Circuit Design  Design: Example #1  Design: Example #2  Design: Example.

1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.

2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )

1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.

Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.

Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.

A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.

Synchronous Counter Design

IKI b-Analysis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: CS231’s Lecture Notes at.

Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

Sequential Logic Circuit Design Eng.Maha Alqubali.

Chapter 35 Sequential Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the function of a flip-flop –Identify the.

Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.

1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,

Synchronous Sequential Logic

SEQUENTIAL CIRCUITS Sequential Circuits Sequential Circuits.

EKT 221 : Digital 2 COUNTERS.

Figure 12-13: Synchronous Binary Counter

FIGURE 5.1 Block diagram of sequential circuit

Sequential Circuit: Counter

Digital Design Lecture 9

CSCE 211: Digital Logic Design

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.

CSCE 211: Digital Logic Design

Digital Design Fundamentals

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin

Lecture No. 32 Sequential Logic.

DESIGN OF SEQUENTIAL CIRCUITS

Analysis with JK flip-flops

EGC 442 Introduction to Computer Architecture

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

Chapter5: Synchronous Sequential Logic – Part 4

A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.

ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM

CSCE 211: Digital Logic Design

Sequential Circuit Analysis

Chapter5: Synchronous Sequential Logic – Part 3

A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.

COE 202: Digital Logic Design Sequential Circuits Part 3

Presentation transcript:

ECE 320 Homework #6 Derive the state table and state diagram of the sequential circuit of the Figure below. What is the function of the circuit? A’ A B’ B Q’ Q Q’ Q T T

ECE 320 Homework #6 A sequential circuit has four flip-flops A,B,C,D an input x and output z. It is described by the following state equations: A(t*)=(CD’+C’D)+(CD+C’D’)x B(t*)=A C(t*)=B D(t*)=C z=AB’+CD’ Construct the state table and state diagram. A sequential circuit has two flip-flops (A and B), two inputs (x and y) and an output (z). The flip-flop input functions and the circuit output function are as follow: JA=xB+y’B’ KA=xy’B’ JB=xA’ KB=xy’+A z=xyA+x’y’B Obtain the logic diagram, state table and state diagram

ECE 320 Homework #6 T flip-flop JK flip-flop D flip-flop A sequential circuit has one input and one output. The state diagram is shown in Figure below. Design the sequential circuit with: T flip-flop JK flip-flop D flip-flop 0/0 1/1 001 0/0 0/0 1/0 100 011 0/0 010 1/1 1/1 1/1 0/0 000

ECE 320 Homework #6 Design a counter with the following sequence: 0,1,3,2,6,4,7 and repeat. (Use JK flip-flop) Design a counter that counts the decimal digits according to the 84-2-1 code. (Use T flip-flop)