Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

Slides:



Advertisements
Similar presentations
INPUT-OUTPUT ORGANIZATION
Advertisements

Parul Polytechnic Institute
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Internal Logic Analyzer Final presentation-part B
The 8085 Microprocessor Architecture
Page 1 Simplifying MSO-based debug of designs with Xilinx FPGAs.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: September 28, Winter 2005.
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
INPUT-OUTPUT ORGANIZATION
Dr. Sanatan Chattopadhyay Dr. Sudipta Bandopahyaya
CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.
Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Introduction to Computing: Lecture 4
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.
Fall 2004EE 3563 Digital Systems Design EE3563 Multiplexers  A multiplexer is a digital switch  Allows a device to select a single line from many  Some.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
LANL FEM design proposal S. Butsyk For LANL P-25 group.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
A CTIVITY II: ALICE ITS R EADOUT E LECTRONICS S ERIAL L INK C HARACTERIZATION Hira Ilyas Madiha Tajwar Jibran Ahmed Raise Ikram (carrier board) Dr. Attiq.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
ELE22MIC Lecture 9 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR Parallel to Serial Data Conversion External Address Bus Latching Address.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Chapter 4 MARIE: An Introduction to a Simple Computer.
8085. Microcomputer Major components of the computer - the processor, the control unit, one or more memory ICs, one or more I/O ICs, and the clock Major.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Digital System Design using VHDL
1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.
Teaching Digital Logic courses with Altera Technology
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Lab Environment and Miniproject Assignment Spring 2009 ECE554 Digital Engineering Laboratory.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
DE2-115 Control Panel - Part I
CLUster TIMing Electronics Part II
Lab 1: Using NIOS II processor for code execution on FPGA
The 8085 Microprocessor Architecture
Using Xilinx ChipScope Pro Tools
PyBAR Firmware Structure and Operation Experience
Iwaki System Readout Board User’s Guide
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
The 8085 Microprocessor Architecture
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
The 8085 Microprocessor Architecture
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Preliminary design of the behavior level model of the chip
Presentation transcript:

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014

System for Testing

What do we need the TDM for? The existing system uses a Quad Module with four FE-I4Bs The I/Os of each FE-I4 are connected to a RJ45 for transmission. With the multiplexing of the four streams to one stream, the data rate is increased by four and the cost of the cables for the transmission is reduced by four.

The Quad Module Each RJ45 port has the connections that are shown in the schematic. Schematic:

System for testing (I) In order to test the connectivity through the GLIB board the first test includes both a multiplexing and a demultiplexing core in Virtex 6 FPGA.

System for testing (II) The second test includes the multiplexing core in Virtex6 FPGA and the demultiplexing core in Virtex4 FPGA.

Comments on the second test: Configuration of the Quad Module with 40MHz frequency and the HSIO with 160MHz. The multiplexed stream is at 160MHz and it is going to be received as an 160MHz stream in the first RJ45 of the HSIO. The packets are not from the same FE-I4 Chip so the result is not going to be the same as if a single stream at 160MHz was sent if the demultiplexing core is not included in Virtex4 FPGA. A Chipscope core has been inserted to display the streams and check the functionality of the system.

Do we need the demux in the Quad Module? Three kind of commands: “Trigger”, “Fast” and “Slow” For the slow commands we don’t need to use demux because the command will be decoded but ignored if the chip ID (field 4 of the command) doesn’t match the geographical address of the FE. For the rest of the commands (Trigger, Bunch Counter Reset, Event Counter Reset and Calibration Pulse) we have to use demux. For this implementation though we can assume that these commands are going to be applied on all the four FE-I4 chips simultaneously and design the demux later.

The clock information In this implementation the external clock information is not used in the design The clock signals pass through the FPGA from the transmitter to the receiver as if the device was a bridge (transparent). The design uses a slow clock (40MHz) and a fast clock (160MHz). In the future the data speed will be increased up to 640MHz. The design has its own system clock and a pll to generate the second clock and uses registers in order not to lose data. In the PCB that is going to replace the FPGA the clock is going to be according to this design. In the new Quad Module the clock could be according to this design, or if a new version of FE-I4  FE-I5 is used that is going to have an output port for the clock, this clock information could be used as the system clock. The point of the TDM design is to reduce the cables needed for the transmission so apart from multiplexing the four streams to one, a new method of transmission could also be used in order to insert the information of the clock in the height or the width of the command pulses. Challenging task because all the command, data and clock signals in the transmission are differential and low-voltage.

Other issues: The start time of the streams defines whether the multiplexer will start from 00, 01, 10 or 11 state. Solutions: Trigger signal from the FE-I4 to the multiplexer Initial packet in the transmission with the information of the counter (chip ID equivalent) Add logic in the Quad Module and the HSIO Decoder to include the information of the chip ID

FPGA - Gigabit Link Interface Board (GLIB) According to the latest manual of GLIB: ese/be/amc_glib/trunk/glib_v3/doc/glib_v3_user_manual.pdf

Powering and connection with the PC According to the latest manual of GLIB: ese/be/amc_glib/trunk/glib_v3/doc/glib_v3_user_manual.pdf

How to start-up an ATX Power supply outside a computer According to the latest manual of GLIB: ese/be/amc_glib/trunk/glib_v3/doc/glib_v3_user_manual.pdf

Powering the GLIB and connection with the PC According to the latest manual of GLIB: ese/be/amc_glib/trunk/glib_v3/doc/glib_v3_user_manual.pdf The J12 JTAG connector is used for the FPGA configuration. ATX power supply Xilinx Platform Cable USB II

GLIB interface Card

The reset button and the I/Os According to the latest manual of GLIB: ese/be/amc_glib/trunk/glib_v3/doc/glib_v3_user_manual.pdf The reset button GLIB Interface Card Supports connection to both the FCM sockets.

Xilinx ISE Development Suite GLIB compatible with ISE version 14.5 Use the example project “glib_v3_basic” making changes in the user_logic_basic.vhd Download and install the files needed for the project to run according to page 24 of the GLIB manual: ese/be/amc_glib/trunk/glib_v3/doc/glib_v3_user_manual.pdf ese/be/amc_glib/trunk/glib_v3/doc/glib_v3_user_manual.pdf Under user_logic_basic.vhd insert the verilog design as a new component The project “glib_v3_basic”is in VHDL and the design is in Verilog – the mixed language synthesis is supported The Verilog design should be tested in simulation separately from the “glib_v3_basic” project with the according simulation testbench and in the implementation along with the “glib_v3_basic” project with the according implementation testbench

The test vectors for the testbench The test vectors for the testbench have been created in C in files memory_1.txt, memory_2.txt, memory_3.txt, memory_4.txt along with the expected results in memory_exp.txt The starting point of the streams defines which stream is multiplexed first so this is a parameter that should be taken into account in the creation of the memory_exp.txt

Simulation results

Data MUX

Virtex 6 FPGA

The output stream starts from stream_3 because the select signal of the multiplexer has the value 11 when the input streams are ready in the registers. The output data rate has Tclock = ns  f = 640MHz In the real system there are delays that may affect the results.

Simulation results

Data DEMUX

The output stream starts from stream_2 because the select signal of the multiplexer has the value 11 when the input stream is ready in the REG_IN. Therefore, the first data of stream_o/_1 are not valid values 0. That is not going to affect the functionality because the processing of each stream is going to be done separately and not simultaneously (so there is no need of synchronization among the streams) and there is a specific bit sequence that signifies the start of transmission. The output data rate has Tclock =6.25  f = 160MHz In the real system there are delays that may affect the results.

Simulation results

Testbench

The input streams are stored in memory_0-memory_3. Each memory has 1000 data. The output stream is stored in memory_out and has size 5000 data. A pointer defines from which address the data in the memory are valid. The input streams start at 637ns (arbitrary selected time) so the start pointer is 347.The valid results are compared with the expected ones. If any error occurs, the signal error_detected is ‘1’.

Testbench Module on FPGA

Testbench Module top_level monitor tdmux_top

Goto Next slide

clock_monitor stream_out rst clk error_detected

The expected sequence is sel = 1, 2, 3, 0.

Belkeley LAB Johannes Agricola

Parallel Multi-Chip Readout with USBpix by Johannes Agricola 40MHz The only implementation so far must be with the FPGA It is not known how they have designed the circuit in the FPGA but maybe they have used buffers SiliconBlue iCE mobile FPGA

The Multiplexing Board of Berkeley LAB 40MHz single ended CMOS level multiplexer that could be run at less than 2V with less than 20 ns switching speed a buffer and inverter to generate a differential pair along with resistors to create the correct current levels for the LVDS receiver on USBpix first version second version has a lowest recommended power supply of 2.35V, but has switching speeds < 1ns only uses 1 RJ45 on the bottom instead of 2; data can be selected from the two identical circuits (one is a copy of the other)

Initial results with 2 single Chip Cards v2 (I) ANALOG SCAN WITHOUT MUX ANALOG SCAN WITH MUX

Initial results with 2 single Chip Cards v2 (II) DIGITAL SCAN WITHOUT MUX DIGITAL SCAN WITH MUX

Comments on the Multiplexing Board of Berkeley LAB The order of the Single Chip Cards are reversed between tests  so it is not a problem of the transmission This implementation uses 2 2x1 MUX circuits and the results are for one of this 2 circuits The synchronization must be done with the Clock signal. Both the analog and the digital tests results are not identical apart from the pixels that are disconnected. Could it be noise because of the MUX circuit?

Other

Serial Voltage Supply (n Modules) Issues: Manchester encoding in the output of each module so that the signal can be capacitively coupled Detect overcurrent shut down the erroneous module