Quiz 3.1  Compiler friendly  Larger code sizes (~30%)  Complicated microcode  Fewer instructions  Easier to validate  Emphasis on hardware.

Slides:

Advertisements

Similar presentations

Instructor: Tor Aamodt

Advertisements

ISA Issues; Performance Considerations. Testing / System Verilog: ECE385.

RISC / CISC Architecture By: Ramtin Raji Kermani Ramtin Raji Kermani Rayan Arasteh Rayan Arasteh An Introduction to Professor: Mr. Khayami Mr. Khayami.

INTRODUCTION TO THE ARM PROCESSOR – Microprocessor Asst. Prof. Dr. Choopan Rattanapoka and Asst. Prof. Dr. Suphot Chunwiphat.

What do you expect/require of other groups? Paul Spillane, Andre Lancour, & Victor Soto.

Microprocessors. Microprocessor Buses Address Bus Address Bus One way street over which microprocessor sends an address code to memory or other external.

COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.

Chapter XI Reduced Instruction Set Computing (RISC) CS 147 Li-Chuan Fang.

Computer Organization and Architecture Tutorial 2 Kenneth Lee.

State Machines Timing Computer Bus Computer Performance Instruction Set Architectures RISC / CISC Machines.

RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.

CISC and RISC L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.

11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.

Processor Architecture Kieran Mathieson. Outline Memory CPU Structure Design a CPU Programming Design Issues.

Chapter 6 – MSP430 Micro-Architecture. BYU CS/ECEn 124Chapter 6 - MSP430 Micro-Architecture2 Concepts to Learn… Computer Architecture MSP430 Micro-Architecture.

Chapter 6 – MSP430 Micro-Architecture

Required:PM: Ch 8.1-3, pgs Recommended:Wiki: Microarchitecture Wiki: Addressing_mode Wiki: Three-state logicWiki: Microarchitecture Wiki: Addressing_mode.

RISC CSS 548 Joshua Lo.

Cisc Complex Instruction Set Computing By Christopher Wong 1.

Micro controllers A self-contained system in which a processor, support, memory, and input/output (I/O) are all contained in a single package.

COMPUTER ORGANIZATIONS CSNB123 May 2014Systems and Networking1.

RISC and CISC. Dec. 2008/Dec. and RISC versus CISC The world of microprocessors and CPUs can be divided into two parts:

AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi © 2011 Pearson Higher Education, Upper Saddle River, NJ All.

Chapter 8 – Stacks

RISC:Reduced Instruction Set Computing. Overview What is RISC architecture? How did RISC evolve? How does RISC use instruction pipelining? How does RISC.

S03: Instruction Set Architecture

X86 Assembly Language Same Assembly Language for 8086,80286,80386,80486,Pentium I II and III Newer Processors add a few instructions but include all instructions.

Chun Chiu. Overview What is RISC? Characteristics of RISC What is CISC? Why using RISC? RISC Vs. CISC RISC Pipelines Advantage of RISC / disadvantage.

TECH 6 VLIW Architectures {Very Long Instruction Word}

© 2009, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction  Purpose:  This course provides an overview of the SH-2 32-bit RISC.

What have mr aldred’s dirty clothes got to do with the cpu

1 Instruction Sets and Beyond Computers, Complexity, and Controversy Brian Blum, Darren Drewry Ben Hocking, Gus Scheidt.

RISC By Ryan Aldana. Agenda Brief Overview of RISC and CISC Features of RISC Instruction Pipeline Register Windowing and renaming Data Conflicts Branch.

Ramesh.B ELEC 6200 Computer Architecture & Design Fall /29/20081Computer Architecture & Design.

Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.

1 Computer Architecture Part II-B: CPU Instruction Set.

Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.

RISC and CISC. What is CISC? CISC is an acronym for Complex Instruction Set Computer and are chips that are easy to program and which make efficient use.

Differences in ISA Instruction length

 Introduction to SUN SPARC  What is CISC?  History: CISC  Advantages of CISC  Disadvantages of CISC  RISC vs CISC  Features of SUN SPARC  Architecture.

ECEG-3202 Computer Architecture and Organization Chapter 7 Reduced Instruction Set Computers.

Cs 147 Spring 2010 Meg Genoar. History Started to emerge in mid-1970s 1988 – RISC took over workstation market.

MICROOCESSORS AND MICROCONTROLLER:

Four LEDs are connected to Port 4, bits 0 thru 3. Indicate which LEDs are ON/OFF after each instruction is executed. Quiz 4.1 mov.b#0x0f,&P4DIR 1.and.b#0xf0,&P4OUT.

CISC and RISC 12/25/ What is CISC? acronym for Complex Instruction Set Computer Chips that are easy to program and which make efficient use of memory.

The Instruction Set Architecture. Hardware – Software boundary Java Program C Program Ada Program Compiler Instruction Set Architecture Microcode Hardware.

COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.

RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.

Jan. 5, 2000Systems Architecture II1 Machine Organization (CS 570) Lecture 1: Overview of High Performance Processors * Jeremy R. Johnson Wed. Sept. 27,

Chapter 3 – Instruction Set Architecture. Instruction Length and Cycles.

CISC. What is it?  CISC - Complex Instruction Set Computer  CISC is a design philosophy that:  1) uses microcode instruction sets  2) uses larger.

High Performance Computing1 High Performance Computing (CS 680) Lecture 2a: Overview of High Performance Processors * Jeremy R. Johnson *This lecture was.

Modified Harvard architecture 8-bit RISC single chip microcontroller Complete System-on-a-chip On Board Memory (FLASH, SRAM & EEPROM) On Board Peripherals.

Topics to be covered Instruction Execution Characteristics

15-740/ Computer Architecture Lecture 3: Performance

S04: MSP430 Microarchitecture

CS161 – Design and Architecture of Computer Systems

Quiz 4.1 Four LEDs are attached to Port 4, bits 0 thru 3. Indicate which LEDs are ON/OFF after each instruction is executed. P4.7 P4.6 P4.5 P4.4 P4.3.

An example of multiplying two numbers A = A * B;

CISC (Complex Instruction Set Computer)

Instruction Set Architectures

Lecture 2 Microprocessor Overview

Computer Structure S.Abinash 11/29/ _02.

Introduction to Microprocessor Programming

The ARM Instruction Set

CPU Structure CPU must:

Presentation transcript:

Quiz 3.1  Compiler friendly  Larger code sizes (~30%)  Complicated microcode  Fewer instructions  Easier to validate  Emphasis on hardware  Emphasis on software  Memory to memory operations  Pipelining friendly What best differentiates RISC and CISC architectures? RISC CISC

Quiz What is an ISA? 2. What is a memory address space? 3. What is memory addressability? 4. What is a computer port? 5. List some distinctive properties of the MSP430 ISA. Name___________________ Section_______

Quiz How are the sixteen MSP430 registers the same? 2.How do they differ? 3.What does 8-bit addressibility mean? 4.Why does the MSP430 have a 16-bit data bus? 5.What does the “ addc.w r11,r12 ” instruction do?

Quiz 3.4 What is the length (in words) and cycles for each of the following instructions? InstructionLC LC add.w r5,r6mov.w EDE,TONI add.w cnt(r5),r6mov.b @r10+,tab(r6) add.w cnt,r6mov.w #45,TONI add.w &cnt,r6mov.w #2,&MEM add.w #100,r6mov.b #1,r11 mov.w r10,r11mov.w #45,r11 #-1,-1(r15) mov.w

Quiz 3.5 Given a 1.2 MHz processor, what value for DELAY would result in a  1/4 second delay? DELAY.equ mov.w #DELAY,r12 ; 2 cycles delay1: mov.w #1000,r15 ; 2 cycles delay2: sub.w #1,r15 ; 1 cycle jne delay2 ; 2 cycles sub.w #1,r12 ; 1 cycle jne delay1 ; 2 cycles ?

Quiz 3.6 Disassemble the following MSP430 instructions: AddressData 0x8010:4031 0x8012:0600 0x8014:40B2 0x8016:5A1E 0x8018:0120 0x801a:430E 0x801c:535E 0x801e:F07E 0x8020:000F 0x8022:1230 0x8024:000E 0x8026:8391 0x8028:0000 0x802a:23FD 0x802c:413F 0x802e:3FF6