Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010.

Slides:

Advertisements

Similar presentations

Advertisements

//HDL Example 8-2 // //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A);

Counters Discussion D8.3.

Verilog in transistor level using Microwind

CDA 3100 Recitation Week 11.

//HDL Example 4-10 // //Gate-level description of circuit of Fig. 4-2 module analysis (A,B,C,F1,F2); input.

The Verilog Hardware Description Language

Supplement on Verilog adder examples

EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.

CPEN Digital System Design

Review for Exam 2 Using MUXs to implement logic

Table 7.1 Verilog Operators.

Figure 4.1. The function f (x1, x2, x3) =  m(0, 2, 4, 5, 6).

COE 405 Design and Synthesis of DataPath Controllers Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals.

Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.

Case Study VLSI 系統設計與高階合成           + : delay : multiplier: adder … … + … … FIR Filter tap=4 IIR Case - Filter (1/8)

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

Edge-Triggered D Flip-Flops

Pulse-Width Modulated DAC

ELEN 468 Lecture 121 ELEN 468 Advanced Logic Design Lecture 12 Synthesis of Combinational Logic I.

Introduction to Verilog (Behavioral Modeling). Agenda Gate Delays and User-Defined Primitives Behavioral Modeling Design Examples Hands-on Practice.

ECE 353 Computer Systems Lab I Verilog Hardware Description Language.

Ring Counter Discussion 11.3 Example 32.

Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.

Counters Discussion 12.1 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

4-to-1 Multiplexer: Module Instantiation Discussion D7.2 Example 5.

CS 61C Discussion 10 (1) Jaein Jeong Fall input MUX °Out = in0 * select’ + in1 * select in0in1selectout

Design example Binary Multiplier.

TOPIC : Truth tables and Primitive Cubes

Generic Multiplexers: Parameters Discussion D7.5 Example 8.

Multiplexers Lecture L6.6v Section 6.2. Multiplexers A Digital Switch A 2-to-1 MUX A 4-to-1 MUX A Quad 2-to-1 MUX The Verilog if…else Statement TTL Multiplexer.

D Flip-Flops in Verilog Discussion 10.3 Example 27.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

Decoders and Encoders Discussion D4.2. Decoders and Encoders Binary Decoders Binary Encoders Priority Encoders.

Designing Combinational Logic Circuits in Verilog - 2

Verilog Intro: Part 2. Procedural Blocks There are two types of procedural blocks in Verilog. – initial for single-pass behavior: initial blocks execute.

Week Four Design & Simulation Example slides. Agenda Review the tiny example (Minako “logic”)from last week – look at the detailed static timing report.

Designing an ALU Taken from various sources Primary source: Digital Design and Computer Architecture by Harris &Harris.

Gates and Logic Dr John Cowell phones off (please)

Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.

Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0.

Universal college of engineering & technology. .By Harsh Patel)

1 CS 151: Introduction to Digital Design Chapter 2-10 High Impedance Outputs.

Multiplexers Section Topics Multiplexers – Definition – Examples – Verilog Modeling.

CO5023 Building Circuits from Truth Tables. Build the following… Let’s say we want a circuit which acts as described by the following truth table: We.

Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.

Logic Gates Digital Logic Design. What is a logic gate? A switch with an output that will only turn on when inputs are in particular positions.

Logic Gates Review. Logic Gates OR gate – 1 if either input is 1 – 0 if they both are 0.

TODAY’S OUTLINE Verilog Codings Concurrent and Sequential If-else

Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.

INTRODUCTION TO PLC.

Hasib Hasan Ankit Baingane Edward Hanson

Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y

Logic Gates Truth Table Challenge

Test Fixture Template module testfixture ; // data type declaration

//HDL Example 7-1 // //Read and write operations of memory. //Memory size is 64 words of 4 bits each. module.

Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.

SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.

Presentation transcript:

Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010

Truth table ABCOut

Truth table ABCOut

NOT module NOT( input wire A, output reg B); begin if (A == 1'b0) begin B = 1'b1; end else begin B = 1'b0; end endmodule

module RR_raise10( input wire OSU, input wire Bowl, output reg raise1, output reg raise0); begin raise1 = 1'b0; raise0 = 1'b0; if (OSU == 1'b0 && Bowl == 1'b1) begin raise1 = 1'b0; raise0 = 1'b1; end else if (OSU == 1'b1 && Bowl == 1'b0) begin raise1 = 1'b0; raise0 = 1'b1; end else if (OSU == 1'b1 && Bowl == 1'b1) begin raise1 = 1'b1; raise0 = 1'b1; end endmodule

module add( input wire [1:0] A, input wire [1:0] B, output reg [2:0] C); begin C[2:0] = A[1:0] + B[1:0]; end endmodule Add

Bad Add module add( input wire [1:0] A, input wire [1:0] B, output reg [1:0] C); begin if ( A == 2'b00 && B == 2'b00) begin C = 3'b000; end else if ( A == 2'b00 && B == 2'b01) begin C = 3'b001;... end else if ( A == 2'b11 && B == 2'b10) begin C = 3'b101; end else begin C = 3'b110; end endmodule

Truth table ABC