Future FPGA Development Duane McDonald Digital Electronics 3.

Slides:



Advertisements
Similar presentations
VHDL Design of Multifunctional RISC Processor on FPGA
Advertisements

Field Programmable Gate Array
ECE 506 Reconfigurable Computing Lecture 2 Reconfigurable Architectures Ali Akoglu.
FPGA (Field Programmable Gate Array)
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
Digital Signal Processing and Field Programmable Gate Arrays By: Peter Holko.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
Embedded Systems: Introduction. Course overview: Syllabus: text, references, grading, etc. Schedule: will be updated regularly; lectures, assignments.
Some Thoughts on Technology and Strategies for Petaflops.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Configurable System-on-Chip: Xilinx EDK
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
General FPGA Architecture Field Programmable Gate Array.
EET 252 Unit 5 Programmable Logic: FPGAs & HDLs  Read Floyd, Sections 11-5 to  Study Unit 5 e-Lesson.  Do Lab #5.  Lab #5a due next week. 
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 27.1 Implementing Digital Systems  Introduction  Semiconductor Memory 
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.
CPLD 1.1 ©Paul R. Godin Last Mod: Dec 2013 gmail.com.
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Ch.9 CPLD/FPGA Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.
PROGRAMMABLE LOGIC DEVICES (PLD)
VLSI & ECAD LAB Introduction.
CPLD (Complex Programmable Logic Device)
집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.
1 Moore’s Law in Microprocessors Pentium® proc P Year Transistors.
J. Christiansen, CERN - EP/MIC
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
EE3A1 Computer Hardware and Digital Design
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
Programmable Logic Device Architectures
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
Survey of Reconfigurable Logic Technologies
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012.
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
3-1 MKE1503/MEE10203 Programmable Electronics Computer Engineering Department Faculty of Electrical and Electronic Universiti Tun Hussein Onn Malaysia.
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
Rapid Prototyping with PLDs 4 th & 7 th October 2005.
집적회로설계 1 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.
Programmable Logic Devices
Sequential Programmable Devices
ECE354 Embedded Systems Introduction C Andras Moritz.
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Introduction to Programmable Logic
ENG3050 Embedded Reconfigurable Computing Systems
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
HIGH LEVEL SYNTHESIS.
Programmable Logic- How do they do that?
Unit -4 Introduction to Embedded Systems Tuesday.
Programmable logic and FPGA
Presentation transcript:

Future FPGA Development Duane McDonald Digital Electronics 3

Introduction Seventeen years ago, Xilinx and Altera—now the elders of the FPGA industry—were four and five years old, respectively; Actel was just three. In those days, programmable devices consisted of PALs (programmable array logic devices) and CPLDs (complex programmable logic devices), which were essentially small sets of AND-OR planes plus a few registers to actually create something useful like a state machine. Then Xilinx came up with the SRAM-based field programmable gate array (FPGA) that could hold from 1,000 to more than 5,000 logic gates. Actel quickly followed with its antifuse technology. Antifuse technology produced nonvolatile parts, making designs more secure SRAM-based devices.

Introduction (cont’d) Altera came next, they developed a toolset that included support for schematics and hardware development languages, a simulator, timing analysis, synthesis, and place-and-route. Zooming ahead to the present day, there are still just a handful of FPGA companies. Xilinx and Altera dominate while Actel, QuickLogic, Lattice, and Atmel each share the remainder of the market with products aimed at specific applications and needs. SRAM is the dominant technology, though antifuse is used for applications where the protection of intellectual property is paramount.

Developments

Moore’s Law Fueling Reprogrammable FPGA Advances 65 nm 90 nm 130 nm 150 nm 180 nm 45 nm 32 nm 22 nm nm Mature FPGA Product Technology Developing FPGA Product Technology Future Process Technology “Traditional Scaling” is starting to be effected by the fundamental material limits of the planar CMOS process “Equivalent Scaling” or the assimilation of new materials, structures and functional integration will drive continued scaling

Architectural Evolution FPGAs Device Complexity and Performance FPGA Fabric Block RAM Embedded Registers and Multipliers Clock Management Multi-standard Programmable IO FPGA Fabric Block RAM FPGA Fabric Domain-optimized System Logic FPGA Fabric Block RAM Embedded Registers and Multipliers Clock Management Multi-standard Programmable IO Embedded Microprocessor Multigigabit Transceivers FPGA Fabric Block RAM Embedded Registers and Multipliers Clock Management Multi-standard Programmable IO Embedded Microprocessor Multigigabit Transceivers Embedded DSP- optimized Multiplers Embedded Ethernet MACs Glue Logic Block Logic Platform Logic System Logic 2005 Programmable “System in a Package”

Platform FPGAs The latest trend in FPGAs is the inclusion of specialized hardware in the form of hard cores. Vendors realize that if large numbers of their customers need a particular function, it's cost effective to include fixed cells inside the FPGA. Platform FPGAs, those containing either soft- or hard-core processors, will dominate embedded system designs 15 years from now. For many designs, the advantages of using a single, programmable device that may include multiple processors, interfaces, and glue logic will make it the preferred choice over using today's discrete devices on a printed circuit board. Platform FPGAs are being developed to have a mix of soft- and hard-core processors. Soft cores will be the choice for the least complex designs and for new designs that don't have legacy code to support. Hard-core processors will be the choice for complex designs and for designs that need to run legacy code. High-end designs will use multiple processors, perhaps some soft, others hard.

Development tools The most significant area for the future lies in the creation of new development tools for FPGAs. As programmable devices become larger, more complex, and include one or more processors, a huge need will open up for tools that take advantage of these features and optimize the designs. Hardware designers can use hardware description languages like Verilog to design their chips at a high level. They then run synthesis and layout tools that optimize the design. As FPGAs come to incorporate processors, the development tools take software into account to optimize at a higher level of abstraction. Hardware/software codesign tools will be a necessity, rather than a luxury. Before long, platform FPGAs containing fixed or configurable processors and custom hardware will dominate the field of hardware design. By then, hardware/software codesign will be the norm.

Use in computing Performance of FPGAs as a compute platform exceed conventional processors in all three performance vectors; i/o bandwidth, memory bandwidth and computation. Implementing an effective programming model is the main issue the industry is working hard to solve.

Use of Soft core processors An emergent trend is to move from custom-made microprocessors to soft-core processors embedded within FPGAs. This trend has been driven by the long-term supply uncertainties of companies that provide custom-made microprocessors. This uncertainty is due to their inability to take advantage of new process technologies and geometries. Xilinx now offers both a 32-bit soft processor core called MicroBlaze and an 8-bit solution called PicoBlaze.

More on Xilinx With the Xilinx MicroBlaze soft processor, the designer has the luxury of a different approach. They can now start with a processor core and build the peripheral set to meet their exact requirements. Silicon waste is reduced to zero since the designer will only implement what they need. Software design complexity is reduced because no code need ever be written to disable unwanted processor functionality. The creation of unusual processor configurations, which can be changed at any time to suit changes in the specification, is reduced to a simple task. Even if after ten to fifteen years of field use, when the FPGA hardware might itself be nearing the end of its life, then the soft processor core can simply be dropped into its new FPGA “host” utilizing the same C code and almost all of the same hardware design files as well.

Soft core Xilinx processors

Conclusion In conclusion, the industry of FPGAs is rapidly growing with technology being optimized and modified daily by a great number of designers. This is due to the programmability and configurablilty of the FPGA architecture i.e. it is built to be developed not just used. In the future it is quite possible to see all processors, computers and electronic devices being run or at least developed with the use of these amazing devices with FPGAs not being developed as a compute platform and size scaling increasingly reducing every year. It is also important to note that both the hardware and software development stages of FPGAs have become equally important with the two now depending on one another more than ever for quicker advances and better design.

References Reconfigurable FPGAs for Space – Present and Future Rick Padovani, Xilinx, Inc. MAPLD 2005 The future of programmable logic By Bob Zeidman, Courtesy of Embedded Systems ProgrammingEmbedded Systems Programming Comparing and Contrasting FPGA and Microprocessor System Design and Development By: Karen Parnell, Roger Bryner Lessons Learned from FPGA Developments Prepared by Sandi Habinc