Phase Locked Loop Design KyoungTae Kang, Kyusun Choi Electrical Engineering Computer Science and Engineering CSE598A/EE597G Spring 2006.

Slides:

Advertisements

Similar presentations

A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.

Advertisements

Mixed Signal Chip Design Lab CMOS Analog Addition/Subtraction Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania.

Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Mei Kim Ding, and Richard B. Brown Top-Down and Bottom-Up Approaches to Stable Clock.

Ultra Low Power PLL Implementations Sudhanshu Khanna ECE

EE241 Term Project - Spring 2004 Ultra low power PLL design and noise analysis EE241 Prof. Borivoje Nikolic Peter Chen, Mingcui Zhou.

Lecture 8: Clock Distribution, PLL & DLL

1 NSoC 3D Graphic Progress Report Advisor : Assistant Professor. Ko -Chi Kuo Presenter : Yi -Sing Tsai( 蔡逸星 ) Date : 03/05/2009.

 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.

Phase Locked Loop Design Matt Knoll Engineering 315.

Phase Locked Loops Continued

Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai

Digital Circuits to Compensate for Energy Harvester Supply Variation Hao-Yen Tang David Burnett.

ALL-DIGITAL PLL (ADPLL)

Phase Detector/Phase frequency Detector

A Fast-Locked All-Digital Phase-Locked Loop for Dynamic Frequency Scaling Dian Huang Ying Qiao.

GUIDED BY: Prof. DEBASIS BEHERA

Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.

Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab

Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.

Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)

Self-Biased, High-Bandwidth, Low- Jitter 1-to-4096 Multiplier Clock Generator PLL Based on a presentation by: John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie.

Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD An Educational Electronic Prototype System for Phase-Locked Loop Based Circuits Eltimir Stoimenov.

Chapter 13 Linear-Digital ICs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices.

Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.

Leakage Power Minimization in Ultra-wideband (UWB) Communications Circuits Edgar Wangolo.

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

Microwave Traveling Wave Amplifiers and Distributed Oscillators ICs in Industry Standard Silicon CMOS Kalyan Bhattacharyya Supervisors: Drs. J. Mukherjee.

CHAPTER 15 Special ICs. Objectives Describe and Analyze: Common Mode vs. Differential Instrumentation Amps Optoisolators VCOs & PLLs Other Special ICs.

Design of Front-End Low-Noise and Radiation Tolerant Readout Systems José Pedro Cardoso.

Mixed Signal Chip LAB.Kyoung Tae Kang Dynamic Offset Cancellation Technique KyoungTae Kang, Kyusun Choi CSE598A/EE597G Spring 2006.

1 A Low Spur Fractional-N Frequency Synthesizer Architecture 指導教授 : 林志明教授學生 : 黃世一 Circuits and Systems, ISCAS IEEE International Symposium.

1 ECE1352F – Topic Presentation - ADPLL By Selvakkumaran S.

Delay Locked Loop with Linear Delay Element

TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.

VLSI Design Lab PHASE NOISE IN PHASE-LOCKED LOOP CIRCUITS Ashok Srivastava Department of Electrical and Computer Engineering School of Electrical Engineering.

1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級：積體所碩一學生：林欣緯指導教授：林志明教授 Circuits and Systems, ISCAS IEEE International Symposium.

ICECS 2010 First Order Noise Shaping Time-to-Digital Converter

LC Voltage Control Oscillator AAC

A GHz Fourth-Harmonic Voltage-Controlled Oscillator in 130nm SiGe BiCMOS Technology Yang Lin and David E. Kotecki Electrical and Computer Engineering.

A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明教授學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;

Solid State Microwave Oscillators Convert dc energy to microwave signals Can be used as generators in all communication systems, radars, electronic counter.

Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  

W3,4: Operational Amplifier Design Insoo Kim, Jaehyun Lim, Kyungtae Kang Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The.

Mixed Signal Chip Design Lab Operational Amplifier Configurations Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania.

Electronics Principles & Applications Fifth Edition Chapter 13 Integrated Circuits ©1999 Glencoe/McGraw-Hill Charles A. Schuler.

By Sewvanda Hewa Thumbellage Don, Meshegna Shumye, Owen Paxton, Mackenzie Cook, Jonathon Lee, Mohamed Khelifi, Rami Albustami, Samantha Trifoli 1.

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering A CMOS Phase Locked Loop Authors: Dan Booth Jared Hay Pat Keller.

111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.

Reading Assignment: Rabaey: Chapter 9

1 PD Loop Filter 1/N Ref VCO Phase- Locked Loop LO.

Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.

Motivation for 65nm CMOS technology

CommunicationElectronics Principles & Applications Chapter 5 Frequency Modulation Circuits.

Clock Networks and PLLs in Altera’s Stratix III Devices VLSI Systems I Fall 2007 Hamid Abbaalizadeh.

Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015), pp.27-32

EE 597G/CSE 578A Project Proposal Presentation Phase-Locked Loop Han-Wei Chen & Ming-Wei Liu The Pennsylvania State University.

Mackenzie Cook Mohamed Khelifi Jonathon Lee Meshegna Shumye Supervisors: John W.M. Rogers, Calvin Plett 1.

5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.

EE222 Winter 2013 Steve Kang Lecture 5 Interconnects and Clock Signaling Open systems interconnect (

Submission doc.: IEEE r1 Mar Kun Zeng, Huawei TechnologiesSlide 1 Considerations on Phase Noise Model for ay Date:

Phase-Locked Loop Design PREPARED BY:- HARSH SHRMA ( ) PARTH METHANIYA ( ) ARJUN GADHAVI ( ) PARTH PANDYA (

MAHATMA GANDHI INSTITUTE OF TECHNICAL EDUCATION & RESEARCH CENTER SUBJECT NAME: Analog Electronics ENROLLMENT NO:

EE 597G/CSE 578A Final Project

Low Jitter PLL clock frequency multiplier

DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES

Operational Amplifier Design

Phase-Locked Loop Design

VLSI Project Presentation

Lecture 22: PLLs and DLLs.

Presentation transcript:

Phase Locked Loop Design KyoungTae Kang, Kyusun Choi Electrical Engineering Computer Science and Engineering CSE598A/EE597G Spring 2006

Frequency Synthesizer

General Synthesizer Issues

Frequency Spectrum

Settling Time (Lock Time)

PLL Components Circuits

Reference Circuit

PLL Components Circuits

PFD and Charge Pump Spur!!

Phase Frequency Detector(1)

Phase Frequency Detector(2)

PFD and modified flip-flop B.park, “A 1GHz, Low-Phase-Noise CMOS Frequency Synthesizer with Integrate LC VCO for Wireless Communications“, CICC 1998 Park, Byungha? GIT PhD. Samsung LSI, RF/Analog IC Group

New Modified flip-flop by KT Reduce signal path High speed 10 Transistors Negative reset No oscillation Customized

D Flip-Flop

DFF Simulation Comparison Modifed FF by KT DFF

PFD Simulation(1)

PFD Simulation(2)

PFD Simulation(3)

PFD Output Stage-Charge Pump Programmable

Charge Pump (Drain–s/w) My first Charge pump. Easy to design and understand how to work Spike Noise from net76 when U2 turn on High noise contribution! If you designed CP like this, you got fired!

Charge Pump (Source-s/w) Low charge sharing Low noise Suppression the Spur Level? Why? Cascode? >High impedence >Pole!!!

Charge Pump Simulation CP_Drain CP_Source V(U/D) I(U) I(D)

Charge Pumps  Rhee, W., "Design of high performance CMOS charge pumps in phase locked loop", In Proc. ISCAS, 1999, Vol. 1, pp  J. S. Lee, M. S. Keel, S. I. Lim, and S. Kim, “Charge pump with perfect current matching characteristics in phase-locked loops,” Electronics Letters, Vol. 36, No. 23, pp , November 2000.

Loop Filter(1)

Loop Filter(2)

PLL Components Circuits

Differential Delay Cell-Single pass Chan-Hong Park, Solid-State Circuits, 1999.

Differential Delay Cell-Multiple pass Yalcin Alper Eken, Solid-State Circuits, 2004 Negative Skewed Delay Scheme: Seog-Jun, Lee, ISSC, 1997

Single pass Ring OSC.

Multiple pass Ring OSC. Which one is faster? 1.3 stage single pass Ring OSC. 2.5 stage multiple pass Ring OSC.

3 Stage-Single pass Ring OSC. V(Ctrl)=1.65V~3.3V

3 Stage-Single pass Ring OSC.

5 Stage-Multiple pass Ring OSC. V(Ctrl) 1.65V~3.3V

How to simulate Oscillator in Hspice? .Option  Transient Step  Start-up time  Triggered Signal  Frequency Measure Tool: Cscope

PLL Components Circuits

Frequency Divider Input stage-high speed, low power, Following stages-High speed Differential type-Suppression Noise Input buffer is required

N=64 Divider Simulation

Input buffer

PLL Simulation V(VCO) V(Ref) V(DiV) V(Up) V(Dn) V(Ctrl)