AMD Opteron - AMD64 Architecture Sean Downes. Description Released April 22, 2003 The AMD Opteron is a 64 bit microprocessor designed for use in server.

Slides:

Advertisements

Similar presentations

Vectors, SIMD Extensions and GPUs COMP 4611 Tutorial 11 Nov. 26,

Advertisements

Streaming SIMD Extension (SSE)

Intel Pentium 4 ENCM Jonathan Bienert Tyson Marchuk.

May 12 th, 2002 Microprocessors. Introduction Motorola controls roughly 40% of the 32-bit embedded processor market ColdFire is the next generation 68K.

1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.

1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.

AMD OPTERON ARCHITECTURE Omar Aragon Abdel Salam Sayyad This presentation is missing the references used.

The University of Adelaide, School of Computer Science

Computer Organization and Assembly Languages Yung-Yu Chuang

ΜP rocessor Architectures To : Eng. Ahmad Hassan By: Group 18.

The Evolution of RISC A Three Party Rivalry By Jenny Mitchell CS147 Fall 2003 Dr. Lee.

Pentium 4 and IA-32 ISA ELEC 5200/6200 Computer Architecture and Design, Fall 2006 Lectured by Dr. V. Agrawal Lectured by Dr. V. Agrawal Kyungseok Kim.

CS854 Pentium III group1 Instruction Set General Purpose Instruction X87 FPU Instruction SIMD Instruction MMX Instruction SSE Instruction System Instruction.

Intel Pentium 4 Processor Presented by Presented by Steve Kelley Steve Kelley Zhijian Lu Zhijian Lu.

Multicore Designs Presented By: Mahendra B Salunke Asst. Professor, Dept of Comp Engg., SITS, Narhe, Pune. URL:

Prince Sultan College For Woman

COMPUTER ORGANIZATIONS CSNB123 May 2014Systems and Networking1.

Microprocessor Central Processing Unit (CPU).. The First Microprocessor Intel created the first microprocessor 4004 in Ran at a clock speed of 108KHz.

NATIONAL POLYTECHNIC INSTITUTE COMPUTING RESEARCH CENTER IPN-CICMICROSE Lab Design and implementation of a Multimedia Extension for a RISC Processor Eduardo.

Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.

XP Practical PC, 3e Chapter 16 1 Looking “Under the Hood”

Basics and Architectures

1  2004 Morgan Kaufmann Publishers Instructions: bne $t4,$t5,Label Next instruction is at Label if $t4≠$t5 beq $t4,$t5,Label Next instruction is at Label.

Topic:The Motorola M680X0 Family Team:Ulrike Eckardt Frederik Fleck André Kudra Jan Schuster Date:Thursday, 12/10/1998 CS-350 Computer Organization Term.

Previously Fetch execute cycle Pipelining and others forms of parallelism Basic architecture This week we going to consider further some of the principles.

Data Representation By- Mr. S. S. Hire. Data Representation.

1/21 Cell Processor (Cell Broadband Engine Architecture) Mark Budensiek.

High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.

University of Washington Roadmap 1 car *c = malloc(sizeof(car)); c->miles = 100; c->gals = 17; float mpg = get_mpg(c); free(c); Car c = new Car(); c.setMiles(100);

History of Microprocessor MPIntroductionData BusAddress Bus

RISC Architecture RISC vs CISC Sherwin Chan.

Chapter Six Sun SPARC Architecture. SPARC Processor The name SPARC stands for Scalable Processor Architecture SPARC architecture follows the RISC design.

DEC Alpha Course : CS 420 Student : Narith Kun Instructor : Dr. Chi-cheng Lin Date : April 26, 2010.

Lecture 6. VFP & NEON in ARM

ULTRASPARC 2005 INTRODUCTION AND ISA BY JAMES MURITHI.

Crosscutting Issues: The Rôle of Compilers Architects must be aware of current compiler technology Compiler Architecture.

Introduction to MMX, XMM, SSE and SSE2 Technology

Csci 136 Computer Architecture II – Summary of MIPS ISA Xiuzhen Cheng

With a focus on floating point.  For floating point (i.e., real numbers), MASM supports:  real4  single precision; IEEE standard; analogous to float.

Next Generation ISA Itanium / IA-64. Operating Environments IA-32 Protected Mode/Real Mode/Virtual Mode - if supported by the OS IA-64 Instruction Set.

Introdution to SSE or How to put your algorithms on steroids! Christian Kerl

MS108 Computer System I Lecture 3 ISA Prof. Xiaoyao Liang 2015/3/13 1.

Playstation2 Architecture Architecture Hardware Design.

AMD K-6 Processor Evaluation. Registers AMD-K6 Registers General purpose registers Segment registers Floating point registers MMX registers EFLAGS register.

Intel Multimedia Extensions and Hyper-Threading Michele Co CS451.

SSE and SSE2 Jeremy Johnson Timothy A. Chagnon All images from Intel® 64 and IA-32 Architectures Software Developer's Manuals.

Introduction to Intel IA-32 and IA-64 Instruction Set Architectures.

CHAPTER 2 Instruction Set Architecture 3/21/

Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.

SIMD Programming CS 240A, Winter Flynn* Taxonomy, 1966 In 2013, SIMD and MIMD most common parallelism in architectures – usually both in same.

Addressing modes, memory architecture, interrupt and exception handling, and external I/O. An ISA includes a specification of the set of opcodes (machine.

Computer Architecture & Operations I

Computer Architecture & Operations I

Visit for more Learning Resources

Instruction Set Architecture

Roadmap C: Java: Assembly language: OS: Machine code: Computer system:

Basics Of X86 Architecture

Morgan Kaufmann Publishers

Special Instructions for Graphics and Multi-Media

CS170 Computer Organization and Architecture I

Systems Architecture I (CS ) Lecture 5: MIPS Instruction Set*

Comparison of Two Processors

1.1 The Characteristics of Contemporary Processors, Input, Output and Storage Devices Types of Processors.

* From AMD 1996 Publication #18522 Revision E

Introduction to Microprocessor Programming

Other Processors Having learnt MIPS, we can learn other major processors. Not going to be able to cover everything; will pick on the interesting aspects.

CPU Structure CPU must:

Systems Architecture I (CS ) Lecture 5: MIPS Instruction Set*

Presentation transcript:

AMD Opteron - AMD64 Architecture Sean Downes

Description Released April 22, 2003 The AMD Opteron is a 64 bit microprocessor designed for use in server applications. Available with single, dual, quad, six, and twelve cores. Up to 8-way scalability.

Registers nt_type/white_papers_and_tech_docs/ pdf

Instruction types 128-Bit Media Instructions—These are the streaming SIMD extension (SSE and SSE2) instructions that load, store, or operate on data located primarily in the 128-bit XMM registers. 128-Bit Media Instructions support 32-bit single- precision and 64-bit double-precision floating-point operations, in addition to integer operations. Operations on both vector data and scalar data are supported. Because the vector instructions can independently and simultaneously perform a single operation on multiple sets of data, they are called single-instruction, multiple-data (SIMD) instructions. They are useful for high-performance media and scientific applications that operate on blocks of Data.

Instruction types 64-Bit Media Instructions—These are the multimedia extension (MMX™ technology) and AMD 3DNow!™ technology instructions. They load, store, or operate on data located primarily on the 64-bit MMX registers. Like their 128-bit counterparts, they perform integer and floating-point operations on vector (packed) and scalar data types. Thus, they are also SIMD instructions and are useful in media applications that operate on blocks of data.

Instruction types x87 Floating-Point Instructions—These are the floating-point instructions used in legacy x87 applications. They load, store, or operate on data located in the x87 registers. x87 Floating-Point Instructions support single-precision, double- precision, and 80-bit extended-precision floating point operations. Only scalar data are supported, with a dedicated floating-point exception-reporting mechanism.

16-bit mode Legacy mode or compatibility mode in which a 16-bit address size is active. See legacy mode and compatibility mode. 32-bit mode Legacy mode or compatibility mode in which a 32-bit address size is active. 64-bit mode A submode of long mode. In 64-bit mode, the default address size is 64 bits and new features, such as register extensions, are supported for system and application software. Programming Modes

CISC, but it acts like RISC... The x86 architecture dominates the PC and server markets, but the guts of modern x86 chips are very RISC-like. The combination is made possible by translating complex individual instructions into short sequences of simple ones. It sounds a little awkward but works well in practice; this approach has been standard for 10 years now.

Layout

Design Principles Simplicity favors regularity – Once mode is chosen all instructions take the same format and regardless of mode same basic instructions are supported. Smaller is faster – Large CISC instructions broken down into smaller pieces. Make the common case fast – On chip hardware support for floating point operations. Good design demands good compromises – Complicated to program and operation mode must be chosen for given hardware but results in high performance.

References AMD64 Architecture Programmer’s Manual Volumes 1, 2, 3, 4, ssors/DevelopWithAMD/0,,30_2252_ 875_7044,00.html html