A Readout System Utilizing the APV25 ASIC for the Forward GEM Tracker in STAR G. J. Visser 1, J. T. Anderson 2, B. Buck 3, A. S. Kreps 2, T. Ljubicic 4.

Slides:



Advertisements
Similar presentations
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
Advertisements

H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
ESODAC Study for a new ESO Detector Array Controller.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
1 (Gerard Visser – US Belle II Electronics Meeting 7/15/2011) Belle-II bKLM Readout System Concepts, &c. W. Jacobs, G. Visser, A. Vossen Indiana University.
D. Peterson, “The Cornell/Purdue TPC”, LCWS05, Stanford, 21-March The Cornell/Purdue TPC Information available at the web site:
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
D. Peterson, “Status of the Cornell/Purdue Program” TPC R&D Mini Workshop, Orsay 12-January Status of the Cornell/Purdue Program: first events with.
D. Peterson, “The Cornell/Purdue TPC”, ALCPG, Snowmass, 23-August The Cornell/Purdue TPC Information available at the web site:
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Ph. Farthouat CERN ELEC 2002 ADC 1 Analog to Digital Conversion  Introduction  Main characteristics –Resolution –Dynamic range –Bandwidth –Conversion.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
12/Dec/2012SBS-Meeting1 of 24 Status of the Front Tracker GEM and INFN Electronics 2013 – Feb – 20 SBS Weekly Meeting GEM Assembling SRS – INFN Electronics.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
A 72 Channel 125 MSPS Analog-to-Digital Converter Module for Drift Chamber Readout for the GlueX Detector G. Visser 1, D. Abbot 2, F. Barbosa 2, C. Cuevas.
1 Hall D Drift Chamber ElectronicsFJ Barbosa Drift Chamber Review6-8 March 2007 Electronics for CDC and FDC Hall D 1.Motivation 2.ASIC Development 3.Preamp.
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
25/05/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Detector R&D for Muon Chamber Anand K. Dubey For VECC group.
HallA/SBS – Front Tracker PARAMETERDESIGN VALUE Microstrip Silicon Detector Number of tiles/plane and size2 Number of planes2 Size of the single
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
Initial Performance Results of the APS P0 (Transverse Bunch-to-Bunch) Feedback System N. DiMonte#, C.-Y. Yao, Argonne National Laboratory, Argonne, IL.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
GEM Trackers for Super BigBite Spectrometer (SBS) in Hall JLab The Super Big Bite Spectrometer (SBS) is one of the major new equipment in hall A in.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
A Readout System Utilizing the APV25 ASIC for the Forward GEM Tracker in STAR G. J. Visser 1, J. T. Anderson 2, B. Buck 3, A. S. Kreps 2, T. Ljubicic 4.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
09/10/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
NA62 straw readout Characterization and qualification of the frontend electronics Detector and interface to frontend Small readout system Plans Expected.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
TPC electronics Status, Plans, Needs Marcus Larwill April
Beam Test of a Large-Area GEM Detector Prototype for the Upgrade of the CMS Muon Endcap System Vallary Bhopatkar M. Hohlmann, M. Phipps, J. Twigger, A.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
FWD Meeting, Torino, June 16th, News from Cracow on the forward tracking J. Smyrski Institute of Physics UJ Tests of CARIOCA and LUMICAL preamplifiers.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
LHCb Outer Tracker Electronics 40MHz Upgrade
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
Calorimeter Mu2e Development electronics Front-end Review
Evidence for Strongly Interacting Opaque Plasma
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
DCH FEE 28 chs DCH prototype FEE &
Power pulsing of AFTER in magnetic field
EMC Electronics and Trigger Review and Trigger Plan
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
Example of DAQ Trigger issues for the SoLID experiment
The CMS Tracking Readout and Front End Driver Testing
Presentation transcript:

A Readout System Utilizing the APV25 ASIC for the Forward GEM Tracker in STAR G. J. Visser 1, J. T. Anderson 2, B. Buck 3, A. S. Kreps 2, T. Ljubicic 4 1 Indiana University Center for Exploration of Energy and Matter, USA 2 Argonne National Laboratory, USA 3 Massachusetts Instituteof Technology, USA 4 Brookhaven National Laboratory, USA Introduction The Forward GEM Tracker (partially installed and commissioning now in STAR Run 12) will extend STAR’s tracking reach to η =2 (covering the Endcap EMC), enabling charge sign discrimination for e + /e − from W +/− decay. When studied with longitudinally polarized proton beams, W production parity violating asymmetries are an ideal tool to study the spin-flavor structure of the proton and hence an important part of the spin physics program at STAR. The FGT, located inside the inner field cage of the STAR Time Projection Chamber (TPC), is a set of six independent triple-GEM detector disks, consisting of four independent quadrants pinned to a common support. For each quadrant, contained in its own working gas pressure volume with independent bias voltage divider board, a planar strip / pad (two dimensional readout) padplane fabricated on kapton film with two copper layers is used, in conjunction with the triple GEM structure, to detect the ionization signal of charged particle tracks and provide high spatial resolution (<100 µm) readout. The outer (inner) radius of the active area of an FGT quadrant is 381 (115) mm, while the perimeter frame is only 13 mm wide. The “Phi-projection” of charge is sensed with 720 strips on the padplane, while the “R- projection” of charge is sensed with 560 “lines” of pads interconnected with lines on the routing layer of the padplane, for a total of 1280 channels per quadrant. The front-end electronics assemblies, described in detail in section II, Fig. 2. The FGT front-end board. The layout of the readout interface signals is symmetric to the two ends of the board, since it is used in both orientations on the FGT detector. The 640 input signal route to 640 card-edge connector pads along the bottom edge. Ground is connected from the detector to the two pressfit nuts soldered to pads on either side of the middle APV chip. effectively “straddle” the gap between quadrants, with four front-end assemblies per disk, and a common ground for the whole disk. This ground is locally isolated from the other disks and the support structures; each of the disks is grounded through its front-end cables to the substantial clean gr This work was supported in part by the Offices of NP and HEP within the U.S. DOE Office of Science and by the U.S. NSF. Design choices Some compromises are necessary for maximum channel density. The analog signal path must be kept relatively simple. In particular: A passive shaper uses no power, little board area An ADC driver stage is not necessary if we can keep the drive impedance reasonably low without it Differential drive is not necessary if the ADC uses a (relatively) high VDD and if we can tolerate a little nonlinearity However we do not compromise on the line receiver, this is the most crucial element. It is important to: Receive differential signal accurately Not inject common-mode ground noise back to cable & front end electronics Equalize cable frequency response Receiver / freq eq. Shaper ADC σ = 5.62 (12-bit: 1.40) 11.5 ENOB Open input: Typical cluster in R projection (timebin on X axis) 15 MHz* sine input, single event 100 pt readout 21 hostile (red) and 1 hostile (blue & brown) Indicates ~2% crosstalk in neighbor channels, acceptable but will try to reduce with layout improvements DAC per channel σ = 0.43σ = 0.52 Noise and linearity are evaluated with open input and with 14.9 MHz sine input. Nonlinearity ≈ 0.05 % ADCFEFIFO ADCFEFIFO … (36 ch total) … ADCFEFIFO ADCFEFIFO ADCFEFIFO ADCFEFIFO ADCFEFIFO … (36 ch total) … ADCFEFIFO ADCFEFIFO ADCFEFIFO Mezzanine board Main board Processor FPGA Output FIFOVME slave 2eSST etc. Each 160 MB/s i.e kHz 160 MB/s 1 MB 320 MB/s FE (Front-end processing): This includes acquisition buffer writing, point extraction, lookahead zero suppression, channel number & header insertion Channel data FIFO: 1024 words (16 bits + 2 flags, internal use only) XC3SD3400A-4 Frontend FPGA XC3S500E-4 12 total, 6 ch each The bottom line… Noise and nonlinearity Features 72 channels in a 6U VME64x/VXS module, $55 per channel Assembly option for 12 or 14 bits Up to 125 MSPS, internal or external sample clock Differential input 440 mV full scale Cable loss equalization Shaper/anti-alias filter 24 ns peaking Independent offset DAC per channel Preamp test pulser output Acquisition buffer: Dual-port circular buffer, 2048 points (19.5 μ s) FPGA-based signal processing 1 MB buffer and 2eSST readout Remote firmware upload (VME) opto-isolated I 2 C master (2×) cable to FEE Complete integrated readout and power system for FGT Current status 3 modules assembled & tested Interim firmware (FE deadtime, no block transfers) Deployed in support of CDC and FDC development Next steps: Full deadtimeless readout, 2eSST transfers Minor changed to layout (obsolence, crosstalk) Develop production test Pre-production run (20 modules) in early modules (+spares) in 2012 ADC (quad) frontend FPGA Crosstalk Single event 1000 pt readout *Corresponds to peaking time ≈33 ns for combined system (preamp, cable, ADC) Readout module for 2×12 APV (3072 det. channels) The PCB is 10 layers w/ 6 planes (3 GND), 0.003” buried capacitance. † GAS II: A Versatile Wire Chamber Readout ASIC. N. Dressnandt, N. Doshi, M. Newcomer., IEEE NSS System response Preamp + 18 m cable + ADC main FPGA analog line receiver / filter THERE ARE MANY ELEMENTS OF OLD POSTER HERE STILL TO BE CHANGED/DELETED!! to readout / control backplane (CPCI style) FEE Power Supply ±1.8V 2.5A remote reg. 0 – 360° clock phase shifter (4×) for APV & ADC cable to FEE