The new E-port interface circuits Filip Tavernier CERN.

Slides:



Advertisements
Similar presentations
Topics Electrical properties of static combinational gates:
Advertisements

ECE 424 – Introduction to VLSI
Lecture 4: Signal Conditioning
CMOS Comparator Data Converters Comparator Professor Y. Chiu
NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.
The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.
SINGLE-STAGE AMPLIFIERS
Operational amplifier
Lecture #26 Gate delays, MOS logic
Experiment 6 -- Digital Switching
Comparator circuits An ideal comparator compares two input voltages and produces a logic output signal whose value (high or low) depends on which of the.
The metal-oxide field-effect transistor (MOSFET)
Microwave Interference Effects on Device,
Digital Integrated Circuits A Design Perspective
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
Astable multivibrators I
Chapter 16 CMOS Amplifiers
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
Operational Amplifier (2)
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
MOSFET As switches. Regions of Operation In analogue electronics, the MOSFETs are designed to operation in the pinch-off or saturation region. ▫They are.
KIT – Universität des Landes Baden-Württemberg und nationales Forschungszentrum in der Helmholtz-Gemeinschaft KIT, Institut für Prozessdatenverarbeitung.
ECE 342 Electronic Circuits 2. MOS Transistors
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
Ch 10 MOSFETs and MOS Digital Circuits
ENGG 6090 Topic Review1 How to reduce the power dissipation? Switching Activity Switched Capacitance Voltage Scaling.
Zero Crossing Detector
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
© 2013 The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill 5-1 Electronics Principles & Applications Eighth Edition Chapter 5 Transistors.
Differential Amplifiers.  What is a Differential Amplifier ? Some Definitions and Symbols  Differential-mode input voltage, v ID, is the voltage difference.
CMOS DIFFERENTIAL AMPLIFIER. INTRODUCTION Bias and gain sensitive to device parameters (µC ox,V T ); sensitivity can be mitigated but often paying price.
Washington State University
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
VCO Design Z. Dilli, Mar VCO Design Adapted from Ryan J. Kier, Low Power PLL Building Blocks, Ph.D. Dissertation, U. of Utah, 2010.
Chapter 4 Logic Families.
Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Ring Oscillator in Switched Capacitor Feedback
Subcircuits Example subcircuits Each consists of one or more transistors. They are not used by themselves.
Introduction to Operational Amplifiers
A Low-Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs 指導教授:林志明 老師 研 究 生:賴信吉 MAIL :
VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.
CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
McGraw-Hill 5-1 © 2013 The McGraw-Hill Companies, Inc. All rights reserved. Electronics Principles & Applications Eighth Edition Chapter 5 Transistors.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
Bi-CMOS Prakash B.
Subcircuits Example subcircuits Each consists of one or more transistors. They are not used by themselves.
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.
Analog to Digital Converters
Lecture 4: Signal Conditioning
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Low Power, High-Throughput AD Converters
Recall Lecture 17 MOSFET DC Analysis 1.Using GS (SG) Loop to calculate V GS Remember that there is NO gate current! 2.Assume in saturation Calculate I.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.
Washington State University
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
1 Operational Amplifiers 1. 2 Outlines Ideal & Non-ideal OP Amplifier Inverting Configuration Non-inverting Configuration Difference Amplifiers Effect.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
EE140 Final Project Members: Jason Su Roberto Bandeira Wenpeng Wang.
Barrel EM Calorimeter Preamp / Shaper Update Mitch Newcomer, Andrew Townley Prepared for Munich Liquid Argon Week 2011.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Lecture 08: Pass Transistor Logic
(3) Signal Conditioning
Hugo França-Santos - CERN
Differential Op - Amplifier TIM. 1 Introduction 2 Differential Amplifier: 2.1 Input Resistances: 2.2 Differential Gain: 2.3 Common Mode Input: 2.4 Common.
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
Presentation transcript:

The new E-port interface circuits Filip Tavernier CERN

Required modifications to the previous version modify the TX so that it has a high-impedant output when disabled add a programmable (ON/OFF) termination network to the RX modify the RX so that it can handle both SLVS and LVDS signals boost the RX operation speed so that it can handle a 320 MHz clock signal (‘bandwidth switch’ to trade speed for power?) make a bi-directional cell Filip Tavernier - CERN2

Architecture of the SLVS TX signals: – input: digital single-ended voltage – output: analog differential current building blocks: – predriver: converts the input signal into a differential digital voltage – driver: converts the differential voltage into a differential current Filip Tavernier - CERN3

The previous TX predriver Filip Tavernier - CERN4 off = HIGH → outp = LOW & outn = HIGH

The TX driver Filip Tavernier - CERN5 off = LOW – inp = HIGH & inn = LOW → current flows ‘from right to left’ in the termination resistor – inp = LOW & inn = HIGH → ‘from left to right’ off = HIGH – bias1 = bias2= 0 V – a low-impedant path still exists between outp and GND because inn = HIGH and the zero-V t device is not completely off

The new TX predriver Filip Tavernier - CERN6 off = HIGH → outp = LOW & outn = LOW

Simulation of the new SLVS TX Filip Tavernier - CERN7 Simulation of the TX in the bi-directional cell Simulation of RC-extracted netlists Simulation in 3 corners: typical: V DD = 1.2 V (1.5 V) / T = 27° C / TT models slow: V DD = 1.1 V (1.4 V) / T = 100° C / SS models fast: V DD = 1.35 V (1.65 V) / T = -30° C / FF models Simulation with the ‘nominal’ current setting (2 mA) Input signal: Mbit/s Off-chip termination resistor of 100 Ω Package modeled by 1 nH bondwire inductors and 1 pF off-chip parasitic capacitance

Simulation of the SLVS V DD = 1.2 V Filip Tavernier - CERN8 current [mA] / power [mW]: typical: 3.31 / 3.97 slow: 2.73 / 3.00 fast: 4.13 / 5.58

Simulation of the SLVS V DD = 1.5 V Filip Tavernier - CERN9 current [mA] / power [mW]: typical: 4.01 / 6.02 slow: 3.41 / 4.77 fast: 4.93 / 8.13

SLVS TX layout Filip Tavernier - CERN10

SLVS and LVDS signals for the RX single-ended input signal levels when terminated with a differential 100 Ω resistor: →RX termination network needs nMOS (SLVS) and pMOS switch (LVDS) Filip Tavernier - CERN11 → 4 mA in 100 Ω → 2 mA in 100 Ω

Amplifier of the SLVS/LVDS RX Filip Tavernier - CERN12 input pair for SLVS (off for LVDS) input pair for LVDS (off for SLVS) reduce sensitivity of the current wrt variation of V DD

Biasing network of the SLVS/LVDS RX Filip Tavernier - CERN13 current in the 2 branches is equal and completely determined by: (W/L) p, k and R: M 5 is a start-up device to force that biasn ≠ 0 V and biasp ≠ V DD : → V th,1 + |V th,2 | + V th,5 < V DD,min = 1.1 V → V gs,1 + |V gs,2 | + V th,5 > V DD,max = 1.65 V

Simulation of the RX in the bi-directional cell Simulation of RC-extracted netlists Simulation in 3 corners: typical: V DD = 1.2 V (1.5 V) / T = 27° C / TT models slow: V DD = 1.1 V (1.4 V) / T = 100° C / SS models fast: V DD = 1.35 V (1.65 V) / T = -30° C / FF models Simulation with the on-chip termination network activated Input signal: Mbit/s Package modeled by 1 nH bondwire inductors and 1 pF off-chip parasitic capacitance Simulation of the new SLVS/LVDS RX Filip Tavernier - CERN14

Simulation of the V DD = 1.2 V with SLVS input signals Filip Tavernier - CERN15 current [µA] / power [µW]: typical: 320 / 384 slow: 310 / 341 fast: 298 / 402

Simulation of the V DD = 1.5 V with SLVS input signals Filip Tavernier - CERN16 current [µA] / power [µW]: typical: 391 / 587 slow: 439 / 615 fast: 390 / 644

Simulation of the V DD = 1.5 V with LVDS input signals Filip Tavernier - CERN17 current [µA] / power [µW]: typical: 453 / 680 slow: 474 / 664 fast: 481 / 794

Input CM range of the RX amplifier In theory, the RX amplifier has a rail-to-rail CM input range thanks to the input stage with nMOS and pMOS transistors. In reality, the voltage gain changes significantly with varying CM input voltage because the input transistors go out of saturation at ‘extreme’ CM voltages, as such reducing the gain of the amplifier. Note that the correct operation of the RX amplifier relies on the clipping of the signal at the input of the inverter (see slide 12) so that it can make a reliable decision. This means that the amplifier should not work in its linear region. Therefore, the effective CM input range varies with the input signal amplitude (a larger signal can work over a larger CM input range), or alternatively, the minimal signal amplitude depends on the CM input voltage (a smaller signal can be used at the ‘optimal’ CM input voltage than at the extremes). Filip Tavernier - CERN18

Input range of the V DD = 1.2 V for large signals in the typical corner Filip Tavernier - CERN19 → typical corner CM input V DD = 1.2 V for ‘large’ signals : 0 V – 1 V

Input range of the V DD = 1.2 V for small signals in the typical corner Filip Tavernier - CERN20 → typical corner CM input V DD = 1.2 V for ‘small’ signals : 0.1 V – 0.9 V

Input range of the V DD = 1.5 V for large signals in the typical corner Filip Tavernier - CERN21 → typical corner CM input V DD = 1.5 V for ‘large’ signals : 0 V – 1.3 V

Input range of the V DD = 1.5 V for small signals in the typical corner Filip Tavernier - CERN22 → typical corner CM input V DD = 1.5 V for ‘small’ signals : 0.1 V – 1.2 V

Input range of the V DD = 1.2 V for large signals in the slow corner Filip Tavernier - CERN23 → slow corner CM input V DD = 1.2 V for ‘large’ signals : 0.1 V – 0.9 V

Input range of the V DD = 1.2 V for small signals in the slow corner Filip Tavernier - CERN24 offset from inverter threshold → slow corner CM input V DD = 1.2 V for ‘small’ signals : 0.2 V – 0.8 V

Input range of the V DD = 1.5 V for large signals in the slow corner Filip Tavernier - CERN25 → slow corner CM input V DD = 1.5 V for ‘large’ signals : 0 V – 1.2 V

Input range of the V DD = 1.5 V for small signals in the slow corner Filip Tavernier - CERN26 → slow corner CM input V DD = 1.5 V for ‘small’ signals : 0.2 V – 1 V

Input range of the V DD = 1.2 V for large signals in the fast corner Filip Tavernier - CERN27 → fast corner CM input V DD = 1.2 V for ‘large’ signals : 0 V – 1.2 V

Input range of the V DD = 1.2 V for small signals in the fast corner Filip Tavernier - CERN28 → fast corner CM input V DD = 1.2 V for ‘small’ signals : 0 V – 1.1 V

Input range of the V DD = 1.5 V for large signals in the fast corner Filip Tavernier - CERN29 → fast corner CM input V DD = 1.5 V for ‘large’ signals : 0 V – 1.5 V

Input range of the V DD = 1.5 V for small signals in the fast corner Filip Tavernier - CERN30 → fast corner CM input V DD = 1.5 V for ‘small’ signals : 0.1 V – 1.5 V

SLVS/LVDS RX layout Filip Tavernier - CERN31