DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology.
Front-end electronics for the LPTPC Outline of the talk:  System lay out  Mechanics for the front-end electronics  End-cap and panels  Connectors and.
Director’s Review July 25-27, 2006 T. Shaw1 DES Review DES Front End Electronics WBS 1.3 T. Shaw.
Motor Control Lab Using Altera Nano FPGA
ESODAC Study for a new ESO Detector Array Controller.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
A compact, low power digital CDS CCD readout system.
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
Todd Moore for the DES CollaborationPS TalkJune 13 th, DES DHE CRATE SYSTEM MANAGEMENT & CONTROL Todd Moore University of Illinois, at Urbana-Champaign.
Todd Moore for the DES CollaborationPSTalkJune 13 th, DES MONSOON LINEAR POWER SUPPLY SELECTION Todd Moore University of Illinois, at Urbana-Champaign.
CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.
SE-IR Corporation 11/04 Goleta, CA (805) CamIRa TM SE-IR Corporation 87 Santa Felicia Dr. Goleta, CA (805)
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology The digital equivalent of dual slope integration.
Todd Moore for the DES CollaborationApril 20 th, Quick Summary of Noise Test Results. Noise test software & hardware setup. Earth grounding/shielding.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
ISUAL Sprite Imager Electronic Design Stewart Harris.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Readout Electronics: SIDECAR ASIC Hardware
Clock Board Test and Preliminary Acceptance Criteria Ciemat (Madrid), April 2009 Juan de Vicente, Javier Castilla, Gustavo Martínez.
INTRODUCE OF SINAP TIMING SYSTEM
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
1 MICE Tracker Update M. Ellis UKNFIC Meeting 25 th August 2005.
DES PMG Meeting, January 26, 2007 T. Shaw1 DES PMG Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky, J. Olsen, W. Stuermer (FNAL)
ECE 477 DESIGN REVIEW TEAM 2  FALL 2011 Members: Bo Yuan, Yimin Xiao, Yang Yang, Jintao Zhang.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Todd Moore for the DES CollaborationApril 3 rd, Quick Summary of Noise Test Results. Noise test hardware & software setup. Earth grounding/shielding.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Single Board Controller Comments Roger Smith Caltech
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
Todd Moore for the DES CollaborationNov 28, Noise test hardware & software setup. Earth grounding scheme utilized for noise tests. Block diagram.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Status of NA62 straw electronics Webs Covers Services Readout.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
HIE REX / ISOLDE New Instrumentation electronics - Main functionalities - S.Burger BI-PM
TPC electronics Status, Plans, Needs Marcus Larwill April
Single Board Controller Comments Roger Smith Caltech
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January ISIS1 Testbeam EUDET JRA1 Meeting, DESY 30 th January 2008 Scott Mandry LCFI Collaboration.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
Hawkeye CCD University
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
PADME Front-End Electronics
Calorimeter Mu2e Development electronics Front-end Review
CMS EMU TRIGGER ELECTRONICS
University of Illinois, at Urbana-Champaign
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky, J. Olsen, W. Stuermer (FNAL) T. Moore, V. Simaitis (UIUC) M. Barceló, L. Cardiel (IFAE) J. Castilla, J. DeVicente, G. Martinez (CIEMAT) P. Moore, R. Schmidt (NOAO)

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw2 DES FE Project Definition We must read out a large focal plane of CCDs 62 Science CCDs 8 Alignment CCDs 4 Guide CCDs The Science and Alignment CCDs are read out at the same rate with the same clocking patterns 10e - rms noise The Guide CCDs will be readout at a faster rate; will not interfere with required “quiet” time of Science and Alignment CCDs

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw3 Monsoon Readout System is the chosen platform for test and production electronics Monsoon –Developed by NOAO –Crate based system (Eurocard format) –cPCI backplane used (no cPCI protocol) –Open Design Schematics available Firmware available Layout files available –Boards exist Master Control Board Clock and Bias Board 8 Channel Acquisition Board –Large software framework exists

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw4 Monsoon Crate MCBCBB8-Ch CCD Acq.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw5 History of Monsoon at FNAL Mid 2004 DES group looks into the Leach and Monsoon Systems as possible readout solutions. Leach is an established proprietary readout system for CCDs. Monsoon offered some advantages – higher density (8 channel card vs 2 channel card of Leach); telemetry readout (readback of clock rail voltages and bias voltages); designed for large mosaics; open architecture; easy to customize. (Lots of manpower already expended by NOAO on Monsoon ~12 engineering years/~5 programmer years/~5 board layout years.) University of Illinois Urbana-Champaign began to purchase the initial Monsoon test stands. March 2005 FE workshop at FNAL; decision to continue to pursue Monsoon as readout platform. April 2005 Receive MCB, CBB and a blank prototype 8 ch CCD Acq Board to be hand assembled. Never able to achieve low noise. Nov 2005 Delivery of 2 complete Monsoon systems (MCB, CBB and production 8 ch CCD Acq Board). Fairly quickly began running with <10e - noise at ~12us/pixel.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw6 History of Monsoon at FNAL Feb 2006 Delivery of two additional complete Monsoon Systems. One was shipped to Barcelona Mar 2006 With “short” cable run, we are able to achieve ~6.5e - noise at ~6us/pixel April 2006 With a pre-amp located outside of dewar wall, we are able to achieve ~6.5e - noise at ~6us/pixel with a long cable July 2006 Delivery of fourth Monsoon system for FNAL August 2006 FNAL Director’s review recommends use of JFET source follower close to CCD video output October 2006 Begin instrumenting the Multi-CCD test Dewar (MCD) December 2006 Simultaneous readout of two CCDs in MCD.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw7 Proposed Changes to Monsoon To use the Monsoon System for Production DES Electronics, we will customize the boards for our specific application: –Build a 12 channel CCD Acq Module which would provide customized bias voltages, RTD readout, and Vsubstrate ramp control. –Build a customized Clock Board to better address our clocking needs; greater fanout ability to drive more clocks. –Slight modification to the Master Control Board to allow for switch to S-Link as the fiber optic link; also, look into multi-crate synchronization

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw8 12-Channel Board Why do we need to change the Monsoon Acquisition Board? System density –Limited space in proximity to the telescope. Increasing the Video Channel count to 12 to better match the system. Improved Control of CCD Biasing. –Better trimming of HV Biases –Control of Substrate voltage rise/fall time (Ramp). Adding Temperature read back for RTD sensors.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw9 CCD Acquisition Card Description 12 Video Signal Channels AC Coupled 18-bit ADC (same as Monsoon!) –Dynamic range and Sensitivity 4V pk/pk 15.6uV/ADC –Dual Slope Correlated Double Sampling (CDS) with DC Restoration –Offset controlled to maximize dynamic range –Maximum 250 kpixel/sec –Noise <3 ADU rms 48 High Voltage Biasing Signals (Telemetry) –12 bit DAC adjustable between fixed range. –12 bit ADC read back on each Bias channel –Outputs can be Enabled/Disabled via software control Micro-Sequencer Pattern Memory –Drives the Analog Front End circuits when triggered across the Back Plane. On-Board Temperature Sensor (10 bits) 6 Channels for RTD temperature sensors on CCD –12 bit ADC with Sensor Current Source Single FPGA for control: JTAG programmable Board Identification –Unique Digital Serial Number –Firmware Version –Board Type

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw10 CCD 12 Channel Acq. Board Temp. Sensor Digital Serial Number Reset Interface 6 Chan RTD 12 bit ADC Telemetry Interface X48 12 bit DAC Interface X48 18 bit ADC Interface X12 CDS Interface X12 Back Plane RAM Memory  -Sequencer FPGA 900 pin BGA JTAG Prog. Transition Card (12 Video Channel Inputs)

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw11 Top View

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw12 Bottom View

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw13 12-Channel Transition Module

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw14 DES New Clock Board New Clock Board is being designed by engineers at CIEMAT (Madrid) which will drive many more clock lines. The current NOAO board provides 32 clocks, the new board will provide 135, or enough for 9 CCDs.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw15 9 CCDs CB-36 clk Backplane MAIN board Transition CRATE 135 clk VIDEO Board DES Clock Board Concept CCD 3 X 15 CLK CCD 3 X 15 CLK 9 CCDs CCD 3 X 15 CLK CCD 3 X 15 CLK CB-36 clk Transition 135 clk

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw16 FPGA 36 CLK Voltage swing generation 135 Cable Drivers Hardware redesign MONSOON CBB DES CB supply Telemetry 32 CLK BIAS CPLD FPGA BIAS section removed 4 clock generation channels added 135 cable drivers included on board 2 CPLD removed supply Telemetry

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw17 Firmware redesign BIAS control removed Code integration: from 2 CPLD+FPGA to 1 FPGA New microsequencer development microsequencer SEQ BUS (write) TELEMETRY MUX FRONT PANEL DAC/ADC CONFIG ADCs DACs FRONT PANEL 36 Clocks BackPlane Interface PATTERN MEMORY (DUAL PORT) PROGRAM COUNTER GENERATION CLOCK TRIGGER REGISTER PIXDATA BUS (read) FPGA

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw18 Status: –Schematics and layout ready –Firmware ready for testing –Prototype is under production Future work: –CB testbench installation in Madrid (Monsoon based) –Prototype validation and characterization Clock board status

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw19 Barcelona work/Master Control Board Waiting for Laia’s slides… should cover s-link, multi-crate synchronization, transition cards

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw20 PF Packaging UIUC has worked with FNAL mechanical engineers and proposes to instrument the telescope using three FE crates. These crates would each contain two backplanes; one with 6 slots and one with 4 slots. A single 4-slot section would provide for readout of up to 9 guide CCDs The remaining backplane sections would provide readout of up to 72 science and alignment CCDs. UIUC is also providing engineering support for crate power supplies.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw21 Vacuum Interface Board(VIB) Vacuum Interface Board will provide the connection between the Monsoon boards and the CCDs on the focal plane. Monsoon cables will plug into the VIB outside the vacuum. Kapton cables will be used to connect between Vacuum Interface Board and the CCDs inside the dewar.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw22 Vacuum Interface Board Kapton Cable AlN Board Camera Vessel Instrumentation

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw23 Power Supply Studies Ongoing work by engineers at the University of Illinois on testing power supply performance. Goal is to prove viability of switching power supplies. Tests were run with Linear supplies and Vicor supplies attached to original Monsoon 6-slot DHE. Remote sensing was removed & local sensing added. Noise measurements are taken with video inputs connected to ccd emulator

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw24 UofI Monsoon Test Stand Wiring Scheme

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw25 Linear Supply Plot Results

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw26 Vicor Supply Plot Results

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw27 Conclusions