More Examples Dataflow/Behavioral Modeling Section 4.12.

Slides:

Advertisements

Similar presentations

UNIT 2: Data Flow description

Advertisements

//HDL Example 4-10 // //Gate-level description of circuit of Fig. 4-2 module analysis (A,B,C,F1,F2); input.

Decoder Mano Section 4.9 &4.12.

CSCI 660 EEGN-CSCI 660 Introduction to VLSI Design Lecture 7 Khurram Kazi.

Supplement on Verilog adder examples

Synchronous Sequential Logic

Register Transfer Level

Verilog Modules for Common Digital Functions

CPEN Digital System Design

Table 7.1 Verilog Operators.

Hardware Description Language (HDL)

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

Give qualifications of instructors: DAP

VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

Lecture 12 Latches Section Schedule 3/10MondayLatches (1) /12WednesdayFlip-flops5.4 3/13ThursdayFlip-flops, D-latch 3/17MondaySpring.

Lecture 12 Latches Section , Block Diagram of Sequential Circuit gates New output is dependent on the inputs and the preceding values.

 HDLs – Verilog and Very High Speed Integrated Circuit (VHSIC) HDL  Widely used in logic design  Describe hardware  Document logic functions.

7-Segment LED Display DD: Section Mano: Section 3.10.

CS 151 Digital Systems Design Lecture 37 Register Transfer Level

OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.

Useful Things to Know Norm. Administrative Midterm Grading Finished –Stats on course homepage –Pickup after this lab lec. –Regrade requests within 1wk.

ECE 353 Computer Systems Lab I Verilog Hardware Description Language.

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448.

Digital System Design EEE344 Lecture 3 Introduction to Verilog HDL Prepared by: Engr. Qazi Zia, Assistant Professor EED, COMSATS Attock1.

Lecture 13 Flip-Flops Section 5.4. Schedule 3/10MondayLatches (1) /12WednesdayFlip-flops5.4 3/13ThursdayFlip-flops, D-latch 3/17MondaySpring break.

Overview Logistics Last lecture Today HW5 due today

each of these is an instantiation of “full_adder”

Data Flow Modeling of Combinational Logic Simple Testbenches

Verilog Intro: Part 2. Procedural Blocks There are two types of procedural blocks in Verilog. – initial for single-pass behavior: initial blocks execute.

Digital Electronics.

Combinational Circuits

ECE 2372 Modern Digital System Design

A.7 Concurrent Assignment Statements Used to assign a value to a signal in an architecture body. Four types of concurrent assignment statements –Simple.

1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,

Combinational Logic. Digital Circuits Introduction Logic circuits for digital systems may be combinational or sequential. A combinational circuit.

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 3: Structural Modeling Spring 2009 W. Rhett.

C ONTINUOUS A SSIGNMENTS. C OMBINATIONAL L OGIC C IRCUITS each output of a Combinational Logic Circuit  A function of the inputs - Mapping functions.

Digital System 數位系統 Verilog HDL Ping-Liang Lai (賴秉樑)

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

ECE/CS 352 Digital System Fundamentals© 2001 C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapters 3 and 4: Verilog – Part 2 Charles R.

Module 1.2 Introduction to Verilog

Fall 08, Oct 29ELEC Lecture 7 (updated) 1 Lecture 7: VHDL - Introduction ELEC 2200: Digital Logic Circuits Nitin Yogi

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

Behavioral Modelling - 1. Verilog Behavioral Modelling Behavioral Models represent functionality of the digital hardware. It describes how the circuit.

Verilog A Hardware Description Language (HDL ) is a machine readable and human readable language for describing hardware. Verilog and VHDL are HDLs.

Introduction to ASIC flow and Verilog HDL

M.Mohajjel. Objectives Learn How to write synthesizable Verilog code Common mistakes and how to avoid them What is synthesized for what we code Digital.

CS/EE 3700 : Fundamentals of Digital System Design

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 4: Testing, Dataflow Modeling Spring 2009.

Multiplexers Section Topics Multiplexers – Definition – Examples – Verilog Modeling.

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.

Chapter1: Introduction Digital System Designs and Practices Using Verilog HDL and 2008~2010, John Wiley 1-1 Chapter 1: Introduction Prof. Ming-Bo.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part4: Verilog – Part 2.

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

Overview Logistics Last lecture Today HW5 due today

Hardware Description Languages: Verilog

Behavioral Modeling Structural modeling Behavioral modeling

Verilog-HDL-3 by Dr. Amin Danial Asham.

Hardware Description Languages: Verilog

1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,

Behavioral Modeling in Verilog

Logic Design Review – 2 Basic Combinational Circuits

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

COE 202 Introduction to Verilog

COE 202 Introduction to Verilog

Presentation transcript:

More Examples Dataflow/Behavioral Modeling Section 4.12

Schedule 143/3MondayMore example of data flow versus behavior. 153/5WednesdayTest 1 L3/6ThursdayRandom number generator, mixed signal scope 163/10MondayLatches (1) 173/12WednesdayFlip-flops, L3/13ThursdayFlip-flops, D-latch, N/A3/17MondaySpring break N/A3/19WednesdaySpring break N/A3/20ThursdaySpring break 183/24MondayAnalysis of clocked sequential circuit (1), 193/26WednesdayAnalysis of clocked sequential circuit (2) L3/27ThursdayClocked sequential circuit Assign course project: hamming decoder.

Homework Hw2, hw2 & labs have been graded. Preview the lecture materials before the lab.

Verilog Modeling Verilog Modeling Styles – Gate-Level Modeling – Dataflow Modeling – Behavioral Modeling

Data Flow Modeling Data flow modeling of a combinational logic uses a number of operators that act on operands to produce desired results. The keyword assign is used frequently in the dataflow modeling.

Behavior Modeling Behavioral modeling represents the digital circuits at a functional and algorithmic level. It is used mostly to describe sequential circuits, but can also be used to describe combinational circuits. Behavioral description use the keyword always. The event control expression Specifies when the statements will execute. The target output statement must be of reg data type.

More Examples of Dataflow

Verilog HDL Operators A and B are both 4-bit binary numbers. A_gt_B is a logic 1 if A is greater than B. A_lt_B is a logic 1 if A is less than B. A_eq_B is a logic 1 if A is equal to B. A==B is not the same as A=B.

Partial Test Bench for mag_compare.v Use concatenation to form a 4-bit array called B.

Output

Four-Bit Adder Example {C4,S0, S1, S2, S3)=5-bit binary number {A0, A1, A2, A3)=4-bit binary number {B0, B1, B2, B3)=4-bit binary number C0 is a 1-bit binary number

Four-Bit Adder Output

More Examples of Behavioral Modeling

4-to-1 MUX

8-to-1 Mux if and else example

8-to-1 MUX