INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.

Slides:



Advertisements
Similar presentations
CMOS Fabrication EMT 251.
Advertisements

CMOS Process at a Glance
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Pattern transfer by etching or lift-off processes
Microelectronics Processing
The Physical Structure (NMOS)
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
Top Down Method Etch Processes
ES 176/276 – Section # 3 – 09/26/2011 Brief Overview from Section #2 – 09/19/2011 – MEMS examples:(MEMS Airbag accelerometer, Digital Micromirror Device,
Plasma Etch and the MATEC Plasma Etcher Simulation
Micro-fabrication.
Fabrication of Active Matrix (STEM) Detectors
Surface MEMS 2014 Part 1
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Chapter Extra-2 Micro-fabrication process
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #9. NPN Transistor Fabrication  Introduction  NPN Fabrication-Simple Flow  AMI Bipolar Transistor Process 
ETCHING – Chapter 10 DRY ETCH ANISOTROPIC
Introduction to Prototyping Using PolyMUMPs
Introduction to Wafer fabrication Process
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Top Down Manufacturing
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
NanoFab Trainer Nick Reeder June 28, 2012.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Fundamentals of Semiconductor Physics 万 歆 Zhejiang Institute of Modern Physics Fall 2006.
Etching: Wet and Dry Physical or Chemical.
CMOS VLSI Fabrication.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Digital Integrated Circuits A Design Perspective Manufacturing Process Jan M. Rabaey Anantha Chandrakasan.
CMOS FABRICATION.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Micro Electro Mechanical Systems (MEMS) Device Fabrication

CMOS Fabrication EMT 251.
Lecture 3 Fundamentals of Multiscale Fabrication
Basic Planar Processes
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Etching Processes for Microsystems Fabrication
Manufacturing Process I
Layout and fabrication of CMOS circuits
MEMS, Fabrication Cody Laudenbach.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Digital Integrated Circuits A Design Perspective
Etch Dry and Wet Etches.
Silicon Wafer cm (5’’- 8’’) mm
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Manufacturing Process I
SILICON MICROMACHINING
Manufacturing Process I
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7

Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical vs. Chemical Processes

Introduction ( Chip Fabrication Cycle)

Introduction ( Processes)  Oxidation  Diffusion  Ion Implantation  Deposition  Etching  Lithography  Deposition  Removal  Patterning  Modification of electrical properties

Etching We want to transfer the photoresist pattern to the underlying material. Removal of material by chemical or physical means is called etching. Process must be selective to the material you are removing.

Etching

Want faster etches so process is done quicker. Too fast process will be difficult to control. Ratio of etch rates of other materials referenced to the material you are etching. Lateral extent of the etch under the resist mask.

Etching

Usually selectivity and directionality are the first order issues. Selectivity comes from chemistry process. Directionality comes from physical process. Modern etching try to optimize both.

Etching Two main types of etching: Wet and Dry (plasma). Plasma etching dominates today. Etching of thin films and sometimes the silicon substrate are very common process steps.

Wet Etching Wafers submerged in specific chemical baths. Purpose is to selectively remove materials (Si, SiO 2, Al) that are not covered by a Photoresist. Etch Rate is the rate at which the material is removed (measured in Å/min). Isotropic Etch proceeds in all directions at the same rate. Anisotropic Etch is preferential in one direction.

Wet Etching Resist Mask Insulator Film Isotropic Anisotropic Semiconductor hfhf Mask Film Substrate AnisotropicIsotropic

Wet Etching Oxide, Poly, and Metal layers are to be etched through a developed PR window. Wet etchant acids : HNO 3, H 3 PO 4 and HF acids. Wet etching is isotropic (only in large windows).

Wet Etching

Wet Etching Substrate Selectivity Etch Stop We want the etchant to remove SiO 2 and stop at Si. Stringer When material is cleared from a planar region - residual material remains at steps. Mask SiO 2 Si FILM II FILM I SUBSTRATE Prior to Etch FILM I II SUBSTRATE Etched to “Endpoint” “Residue”

Wet Etching Wet Etching Silicon Dioxide Solution of Hydrofluoric Acid is normally used. Reaction is: SiO 2 + 6HF  H 2 + SiF 6 + 2H 2 O Etch Rate ~ 1000Å/min at 25°C. Wet Etching Aluminum Phosphoric Acid is used to etch Aluminum. The reaction forms Al 2 O 3 which dissolves in water. Etch rate = 2000Å/min at 25°C

Dry Etching Removing by exposing the mask to bombardment of ions. The dry etching process typically etches directionally or anisotropically. Dry etching is useful for materials which are chemically resistant and could not be wet etched. Dry etchant : Plasma and Reactive Ion Etching. Dry etching is anisotropic (for small windows).

Dry Etching Plasma Etching It is a faster and simpler chemical process. More directional (anisotropic). Both chemical and ionic species play a role. Reactant ions in the RF induced plasma diffuse to the wafer. Reaction products are volatile: CF 4 for Si  SiF 4 (volatile) CHF 3 for SiO 2  SiF 4 +CO 2 + HF

Dry Etching Plasma Etching

Plasma Etching Mechanics Three mechanisms:  Chemical etching (isotropic, selective).  Physical etching (anisotropic, less selective).  Ion-enhanced etching (anisotropic, selective).

Plasma Etching

Wet vs. Dry Etching Characteristic Dry Etching Wet Etching cost highlow control easynot easy etch rate slowfast selectivity moderatehigh resolution goodfair anisotropy gooddifficult waste disposal problemlowhigh

Physical vs. Chemical Processes

Thanks Many thanks to Prof. Hany Fikry and Prof Wael Fikry for their useful materials that help me to prepare this presentation.