Defense and Space Electronics SystemsConfidential and Proprietary Honeywell Wednesday (04/09) Evening Page 1 Honeywell Proprietary Multi Processor Board.

Slides:



Advertisements
Similar presentations
OGO 2.1 SGI Origin 2000 Robert van Liere CWI, Amsterdam TU/e, Eindhoven 11 September 2001.
Advertisements

1 The System Unit Lecture 2 CSCI 1405 Introduction to Computer Science Fall 2006.
1 BGL Photo (system) BlueGene/L IBM Journal of Research and Development, Vol. 49, No. 2-3.
1 OR Project Group II: Packet Buffer Proposal Da Chuang, Isaac Keslassy, Sundar Iyer, Greg Watson, Nick McKeown, Mark Horowitz
Architecture for Network Hub in 2011 David Chinnery Ben Horowitz.
E-Voting Machine - Design Presentation Group M1 Jonathan Chiang Jessica Kim Chi Ho Yoon Donald Cober Mon. Sept 15 System Block Diagram Data Flow Transistor.
Programmable logic and FPGA
- Frédéric Druillole - Présentation du SEDI 1 30/06/2015 Complete electronic Readout for Active Target (CERAT) Project Project Physicist’s demands Physicist’s.
1Hot Chips 2000Imagine IMAGINE: Signal and Image Processing Using Streams William J. Dally, Scott Rixner, Ujval J. Kapasi, Peter Mattson, Jinyung Namkoong,
Real Parallel Computers. Modular data centers Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra,
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
DDR MEMORY  NEW TCEHNOLOGY  BANDWIDTH  SREVERS, WORKSTATION  NEXT GENERATION OF SDRAM.
Types of RAM By Alysha Gould. TYPES OF RAM SIMM’S DIMM’S DRAM SDRAM RDAM VDRAM.
Hardware specifications. Hard drive The hard drive is what stores all your data. It houses the hard disk, where all your files and folders are physically.
Basic Computer Structure and Knowledge Project Work.
1 Lecture 7: Part 2: Message Passing Multicomputers (Distributed Memory Machines)
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
Jon Turner (and a cast of thousands) Washington University Design of a High Performance Active Router Active Nets PI Meeting - 12/01.
1 More on Computer Components Computer switches Binary number system Inside the CPU Cache memory Types of RAM Computer buses Creating faster CPUs NEXT.
Ch Review1 Review Chapter Microcomputer Systems Hardware, Software, and the Operating System.
Understanding Computers, Ch.31 Chapter 3 The System Unit: Processing and Memory.
Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.
The MPC Parallel Computer Hardware, Low-level Protocols and Performances University P. & M. Curie (PARIS) LIP6 laboratory Olivier Glück.
STARFIRE: Extending the SMP Envelope Alan Charlesworth Presented By Bob Koutsoyannis.
Designing Packet Buffers for Internet Routers Friday, October 23, 2015 Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford.
Memory Devices on DE2-115 數位電路實驗 TA: 吳柏辰 Author: Trumen.
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
Parallel Programming on the SGI Origin2000 With thanks to Igor Zacharov / Benoit Marchand, SGI Taub Computer Center Technion Moshe Goldberg,
Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.
Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.
SkauConfidential and Proprietary Honeywell Page 1 Algorithm Flow: GMTI ECCM Beamforming (Jammer Nulling) 3.4 GOPS Adaptive Weights 0.12 GOPS Matrix Formation.
1 Sunday, November 29, 2015 Space Systems Clearwater Honeywell Confidential and Proprietary System Block Diagram RIO NETWORK SWITCH SSPA Card #1 RIO SBC.
1 Course Title: IT IN BUSINESS Course Instructor: ADEEL ANJUM Chapter No: 04 1 BY ADEEL ANJUM (MCS, CCNA,WEB DEVELOPER)
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED Overview.
Computer Architecture Lecture 24 Fasih ur Rehman.
Modeling PANDA TDAQ system Jacek Otwinowski Krzysztof Korcyl Radoslaw Trebacz Jagiellonian University - Krakow.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
University of Sargodha, Lahore Campus Prepared by Ali Saeed.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
DIGITAL SIGNAL PROCESSORS. What are Digital Signals? Digital signals have finite precision in both the time (sampled) and amplitude (quantized) domains.
WorldScape Defense Company, L.L.C. Company Proprietary Slide 1 An Ultra-High Performance Scalable Processing Architecture for HPC and Embedded Applications.
Raw Status Update Chips & Fabrics James Psota M.I.T. Computer Architecture Workshop 9/19/03.
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
1 Memory Hierarchy (I). 2 Outline Random-Access Memory (RAM) Nonvolatile Memory Disk Storage Suggested Reading: 6.1.
CSC 360- Instructor: K. Wu Review of Computer Organization.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Fault Tolerant LEON 3FT Processing Fault Tolerant LEON 3FT Processing Device and Circuit Boards Sam Stratton Aeroflex Colorado Springs
Team 6. Guitar Audio Amplifier Audio Codec DSP Wireless Adapter Motor Array PC LCD Display LED Arrays Pushbutton or RPG Input Device
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
THE COMPUTER MOTHERBOARD AND ITS COMPONENTS Compiled By: Jishnu Pradeep.
Tomasz Hemperek, STATUS OF DHPT 1.0 PXD/SVD Workshop 5 th February 2013.
UMAC 구성예 (1) ▪ CPU (w/ WD Board) - Ethernet (TCP/IP)
CoBo - Different Boundaries & Different Options of
Hardware Source: ttp:// under
Chapter 2 – Computer hardware
Components of Computer
ECE 3551 Microcomputer Systems 1
The Arduino Microcontroller: Atmel AVR Atmega 328
GPM Spacecraft Ethernet Study
Laxmi Narayan Bhuyan SIMD Architectures Laxmi Narayan Bhuyan
ARDUINO     What is an Arduino? Features 14 Digital I/O pins 6 Analogue inputs 6 PWM pins USB serial 16MHz Clock speed 32KB Flash memory 2KB SRAM.
STARFIRE Extending the SMP Envelope
CS101 Parts of a Computer.
Technical Communication Skills Practicum
TELL1 A common data acquisition board for LHCb
ADSP 21065L.
Cluster Computers.
Presentation transcript:

Defense and Space Electronics SystemsConfidential and Proprietary Honeywell Wednesday (04/09) Evening Page 1 Honeywell Proprietary Multi Processor Board (EM) Throughput: 32 Processor Nodes 64 GFLOPS (peak) 48 GFLOPS (sustained) Compute Cluster Power Switch On/Off Cntl RIO Router 16 Mbit SRAM RIO Router 16 Mbit SRAM RIO Router 16 Mbit SRAM RIO Router 16 Mbit SRAM RIO Router 16 Bit Parallel Rapid I/O 500 MHz (304 off card Signal I/O) 8000 MB/s Input 8000 MB/s Output JTAG CNA

Defense and Space Electronics SystemsConfidential and Proprietary Honeywell Wednesday (04/09) Evening Page 2 Honeywell Proprietary Compute Node ASIC (CNA) 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 2000 MB/s Input 2000 MB/s Output Power Estimate = 6 Watts FPP RIO I/F FPU 256K Byte No Wait State SRAM 256K Byte No Wait State SRAM PLL 250 Mhz 500 Mhz External Memory I/F FPU FPP Control Store 108 Signal I/O FPP RIO I/F FPU 256K Byte No Wait State SRAM 256K Byte No Wait State SRAM PLL 250 Mhz 500 Mhz External Memory I/F FPU FPP Control Store 108 Signal I/O 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 2000 MB/s Input 2000 MB/s Output

Defense and Space Electronics SystemsConfidential and Proprietary Honeywell Wednesday (04/09) Evening Page 3 Honeywell Proprietary 8 Port Rapid I/O Router 8 Port Router Internal Cross Bar 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) 16 Bit Parallel Rapid I/O 500 MHz (76 Signal I/O) Total Signal I/O = 608 Bandwidth: 2000 MB/s each port MB/s Total

Defense and Space Electronics SystemsConfidential and Proprietary Honeywell Wednesday (04/09) Evening Page 4 Honeywell Proprietary Global Memory Board (Flight Design) Power Switch On/Off Cntl RIO Router 16 Bit Parallel Rapid I/O 500 MHz (304 off card Signal I/O) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) RIO to Memory Control ASIC 8000 MB/s Input 8000 MB/s Output 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs) 16 Gbit Stacked SDRAM (8 high 2 Gbit TSOPs)