Tech Roadmap Update (Flash).

Slides:



Advertisements
Similar presentations
Department of Electronics Advanced Information Storage 11 Atsufumi Hirohata 16:00 11/November/2013 Monday (P/L 002)
Advertisements

Trends in Memory Computing. Changes in memory technology Once upon a time, computers could not store very much data. The first electronic memory storage.
0 秘 Type of NAND FLASH Discuss the Differences between Flash NAND Technologies: SLC :Single Level Chip MLC: Multi Level Chip TLC: Tri Level Chip Discuss:
Yinglei Wang, Wing-kei Yu, Sarah Q. Xu, Edwin Kan, and G. Edward Suh Cornell University Tuan Tran.
Emerging Technologies – A Critical Review Presenter: Qufei Wu 12/05/05.
The Hard Drive By “The Back Table”.
Flash Memory EECS 277A Fall 2008 Jesse Liang #
Sept Non-volatile Memory EEPROM – electrically erasable memory, a general-term –this is a historical term to differentiate from an older type of.
Enabling Technologies for the Mass Storage Industry Dr
Nicholas Gomieo Seattle Pacific University Information Systems Management.
Overview: The goal of this lesson is to explore the history and parts of the computer. The lesson utilizes resources from Intel's "The Journey Inside:
File system support on Multi Level Cell (MLC) flash in open source April 17, 2008 Kyungmin Park Software Laboratories Samsung Electronics.
Ovonic Unified Memory.
Don’t Forget the Memory… Dean Klein, VP Memory System Development Micron Technology, Inc.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
2.6 Moore’s Law U2C6.
/38 Lifetime Management of Flash-Based SSDs Using Recovery-Aware Dynamic Throttling Sungjin Lee, Taejin Kim, Kyungho Kim, and Jihong Kim Seoul.
National Institute of Science & Technology Technical Seminar Presentation-2004 Presented By: Arjun Sabat [EE ] Flash Memory By Arjun Sabat Roll.
Lecture 2. Logic Gates Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
Mayuresh Varerkar ECEN 5613 Current Topics Presentation March 30, 2011.
NOTE: To change the image on this slide, select the picture and delete it. Then click the Pictures icon in the placeholder to insert your own image. NON.
Semiconductor Memories.  Semiconductor memory is an electronic data storage device, often used as computer memory, implemented on a semiconductor-based.
VLSI & ECAD LAB Introduction.
Thomas coughlin Those slides which are signed by “ * Were not in the main document. these slide are just gathered for better understanding.
Chapter 8 Memory Interface
Lecture 16: Storage and I/O EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2014, Dr.
STORAGE DEVICES Presentation By: Saurabh Mishra. A data storage device is a device for recording (storing) information (data). CD, Hard Disk and Flash.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Solid State Disks Members: Rakesh Dudi Tianhao Sun Timothy Wease.
Computer Architecture CST 250 MEMORY ARCHITECTURE Prepared by:Omar Hirzallah.
THE HISTORY OF DEVELOPMENTS OF FLASH MEMORY Hiro Kawamoto The IEEE History Committee March 3, 2012.
Flash Memory. Points of Discussion  Flash Memory Generalities  Construction & Properties  History of Flash Memory  NOR & NAND Architectures  Optimizations.
Present – Past -- Future
ECE Memristors for computing & Future Non-Volatile Memory Application- Beyond transistors and silicon technology Somnath Chakraborty, Dept. Of ECE, UMASS.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
ROM Nitin mishra. ROM Read-only memory (ROM) is a class of storage medium used in computers and other electronic devices. Data stored in ROM cannot be.
Emerging Non-volatile Memories: Opportunities and Challenges
IEDM 2009 Baltimore MD December 7-9, 2009 Conference Report Dirk Wouters IEDM 2009 Conference Report - D.Wouters, IMEC - WIND project distribution1.
Unit C-Hardware & Software1 GNVQ Foundation Unit C Bits & Bytes.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
Flash Memory by Matt & Sam. What is Flash Memory? Flash memory is a type of memory storage device for computers & devices. It is a type of 'EEPROM' chip,
Where Success Knows No Limits
Poster Design & Printing by Genigraphics ® Matlab-based Nanoscale Device Characterization Paul R. Haugen and Hassan Raza Nanoscale Devices.
M Semiconductor Manufacturing - Emerging Non-Volatile Memory Bharat Book Bureau.
Magnetic RAM Magnetoresistive Random Access Memory.
SPRING 2012 Assembly Language. Definition 2 A microprocessor is a silicon chip which forms the core of a microcomputer the concept of what goes into a.
Computer Performance & Storage Devices Computer Technology #2.
GLOBAL EMBEDDED MULTI MEDIA CARD (EMMC) MARKET BY MANUFACTURERS, COUNTRIES, TYPE AND APPLICATION, FORECAST TO 2022 Published By -> Global Info Research.
Global ARM Microcontrollers Market By Manufacturers, Countries, Type And Application, Forecast To 2022 Global ARM Microcontrollers Market By Manufacturers,
Trends in Memory Computing.
COS 518: Advanced Computer Systems Lecture 8 Michael Freedman
Introduction to computer storage
Presented By: Rob Douglas, Alex Alexandrov
TECHNOLOGY TRENDS.
Technology advancement in computer architecture
Welcome.
© 2016 Global Market Insights, Inc. USA. All Rights Reserved Fuel Cell Market size worth $25.5bn by 2024 Universal Flash Storage Market.
© 2016 Global Market Insights, Inc. USA. All Rights Reserved Fuel Cell Market size worth $25.5bn by 2024 Semiconductor Memory Market.
Information Storage and Spintronics 09
COS 518: Advanced Computer Systems Lecture 8 Michael Freedman
Introduction to 3D NAND Dec 1st, 2011 Semiconductor.
TOSHIBA BG4 NVMe SSD Series
COS 518: Advanced Computer Systems Lecture 9 Michael Freedman
Unit -4 Introduction to Embedded Systems Tuesday.
Information Storage and Spintronics 08
Flash Memory Market Research Report By Forecast to 2023 Industry Survey, Growth, Competitive Landscape and Forecasts to 2023 PREPARED BY Market Research.
Presentation transcript:

Tech Roadmap Update (Flash)

Introduction NAND Flash is a rapidly changing technology and market, and promises to be very interesting as the process node approaches 10 nm. At this point, physical constraints will begin to limit the performance of the basic memory cell design. As a result, looking more the two years into the future becomes a purely speculative exercise and we limit our projections to 2014. Contact us for more information: http://www.techinsights.com/company/contact-us/ 1-613-599-6500

Overall (Tech. Node @Mass-Production) Manufacturer 2010 2011 2012 2013 2014 ITRS Flash Roadmap (2011 Updated Ver.) 32 nm 22 nm 20 nm 18 nm 16 nm 35 nm 27 nm 21 nm (1) (MLC, TLC) 16 nm (7,8) (eMMC 4.5) 16 nm (8) (@China) 3D: TCAT 34 nm 25 nm 20 nm (6) (MLC, HKMG) 20 nm (4) (TLC) 18 nm (8) N/A 43 nm 24 nm 19 nm (MLC, TLC) 2D: 1Y nm (256 Gb) (3,5) 3D: BiCS (128 Gb, 32 layers, PTS) (3) 2D: 1Z nm (512 Gb) 3D: BiCS (256Gb, 32 layers, ES) (3) 46 nm 26 nm 20 nm (2) (MLC) 15 nm (8,9) (MLC)

ITRS Tech. Roadmap (2011 Updated ver.) Source: ITRS

Overall (Tech. Node @Mass-Production) Source: Chinamarket.com

Overall (Current Mass-Production Situation) Source: Chinamarket.com

Overall (Current Mass-Production Situation) Source: Micron, Aug. 2012

Samsung _ I In 2009, Samsung described its 3D NAND technology based on a terabit cell array transistor (TCAT). A year later, Macronix talked about a BE-SONOS charge-trapping technology. And Hynix is developing a 3D dual control-gate with a surrounding floating-gate. http://semimd.com/blog/2012/08/16/what%E2%80%99s-after-nand-flash/

Samsung _ II Samsung Electronics Comp., Ltd. offered up some exciting news today, revealing that it had started production of 10 nm-class (10-19 nm) NAND for eMMC, taking mobile storage to new levels of "tiny". The new 64 GB NAND Flash storage chips, which are built on the eMMC 4.5 standard, which Samsung basically wrote itself, offer random writes of 2,000 IOPS (input-output operations per second), random reads of 5,000 IOPS, sequential reads at 260 MB/s, and sequential write speeds of 50 MB/s. Those stats are about 30 percent up from the first-generation eMMC 4.5 devices (mature 20 nm product). More good news for Samsung is that it was able to repurpose its 20 nm lines to produce the 10 nm-class chips.  It says the process compatibility is expected to increase its manufacturing yields around 30 percent. http://www.dailytech.com/Samsung+Starts+Production+of+10+nmClass+Tablet+Smartphone+Flash+Chips/article29202.htm

Samsung _ III Source: Nikkei BP, 2011

IMFT (Micron/Intel) _ I SandForce's controllers have fairly broad compatibility with NAND available on the market today. It shouldn't be a surprise that the first demo we saw of Toshiba's 19nm and Intel/Micron's 20nm NAND was at the SandForce/LSI suite in the Grand Hyatt in Taipei. Even though 19nm/20nm 64Gbit devices aren't very different from their predecessors, they still require custom firmware support for many reasons including dealing with different program times. Intel and Micron have told us that they expect similar endurance from their 20nm NAND as we currently see with their 25nm offerings.  The demo we saw was a simple Iometer test on both platforms. SandForce built SF-2000 drives using NAND from Intel, Micron and Toshiba. The Intel part number hasn't changed much from the 25nm generation. The table below highlights the differences: The last F actually indicates that we're looking at a 20nm part, while the 3 actually refers to generation which seems to have been incremented along with the process node identifier. http://www.anandtech.com/show/5960/sandforce-demos-19nm-toshiba-20nm-imft-nand-flash

NAND Flash Roadmap

Toshiba/Sandisk _ I The 3D NAND industry emerged in 2007, when Toshiba unveiled its Bit Cost Scalable (BiCS) technology. BiCs makes use of a “punch-and plug” structure and charge trap memory films. Toshiba has fabricated a prototype 32-Gbit BiCS flash memory test array with a 16-layer memory cell using 60nm design rules. http://semimd.com/blog/2012/08/16/what%E2%80%99s-after-nand-flash/ Toshiba plans to ship 128-Gbit or 256-Gbit prototype samples (PTSes) in 2013 and engineering samples (ESes) in 2014 and start volume production in 2015. The company intends to realize a 512-Gbit product in 2015 and continue the development in the aim of realizing 1 Tbit or higher capacity. At the same time, Toshiba will scale down its process technology for NAND flash memories having a two-dimensional structure, planning to ship samples of 1Ynm products in 2012 and 1Znm products in 2013. http://techon.nikkeibp.co.jp/english/NEWS_EN/20120713/228338/

Toshiba/Sandisk _ II http://savolainen.wordpress.com/

Toshiba/Sandisk _ III http://savolainen.wordpress.com/

Toshiba/Sandisk _ III Source: Nikkei BP, 2011

SK-Hynix _ I SK-Hynix takes NAND to 15-nm While many experts have expressed doubts about the ability of flash memory to scale and indicated the need for an alternative non-volatile memory technology, SK-Hynix has just gone ahead and produced a 15-nm NAND flash memory cell which it plans to unveil at this year's International Electron Devices Meeting (IEDM). http://www.eetimes.com/electronics-news/4227389/Hynix-NAND-flash-memory-IEDM

SK-Hynix _ II MLC NAND Mass-Products (Schedule) Source: SK-Hynix

Glossary BiCS- pipe-shaped Bit Cost Scalable flash. A 3D NAND cell being developed by Toshiba. eMMC- Embedded Multimedia Card. A 1997 standard combining NAND Flash and Controller. HKMG- High K Metal Gate. An advance technology designed to replace silicon dioxide and at small process nodes. ITRS- International Technology Roadmap for Semiconductors. MLC- Multilevel Cell. A NAND memory cell that stores more than one bit of information. TCAT- Terabit Array Transistor. A 3D NAND cell architecture. TLC- Triple Level Cell. A NAND memory cell that stores three bits of information.

Sources http://www.xbitlabs.com/news/storage/display/20120925215333_Samsung_Reveals_Solid_State_Drives_Based_on_21nm_NAND_Flash_Memory.html http://en.chinaflashmarket.com/Uploads/file/2012%20NAND%20Flash%20market%20annual%20report.pdf http://techon.nikkeibp.co.jp/english/NEWS_EN/20120713/228338/ http://www.eetimes.com/design/memory-design/4407053/Micron-launches-128-Gbit-NAND-flash http://savolainen.wordpress.com/2011/07/03/nand-technology-roadmap/ http://www.techspot.com/news/50643-intel-begins-shipping-335-series-ssds-with-20nm-mlc-nand.html http://www.dailytech.com/Samsung+Starts+Production+of+10+nmClass+Tablet+Smartphone+Flash+Chips/article29202.htm www.chinaflashmarket.com http://www.eetimes.com/electronics-news/4227389/Hynix-NAND-flash-memory-IEDM