Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As.

Slides:



Advertisements
Similar presentations
Assembly and Packaging TWG
Advertisements

Highly Conductive Z-axis Film Adhesives
Packaging.
Heat Generation in Electronics Thermal Management of Electronics Reference: San José State University Mechanical Engineering Department.
Components: packaging & assembly technologies for planar interconnects Jianfeng Li, Alberto Castellazzi, Mark Johnson PEMC Group, University of Nottingham.
Low-Cycle Fatigue Behavior of Lead-Free Solder
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
On Pb-free (solder) Interconnections for High-Temperature Applications A.A. Kodentsov Laboratory of Materials and Interface Chemistry, Eindhoven University.
Bridging Theory in Practice Transferring Technical Knowledge to Practical Applications.
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
This photograph of the tungsten filament from a light bulb was taken with a scanning electron microscope. The filament is magnified more than 100 times.
Machine Tools And Devices For Special Technologies Semiconductive component manufacturing Slovak University of Technology Faculty of Material Science and.
Soldering 101 A Really HOT Topic. Soldering The process of making an electrical connection by melting low-temperature metal alloys around component leads.
Hybridization studies at Fermilab Prototype detectors –Readout chip mated to sensor –Experiences with both single dies and 4” and 6” wafers using Indium.
Packaging ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 8, 2004.
ME 330 Manufacturing Processes WELDING PROCESSES (cont)
Interconnect Focus Center e¯e¯ e¯e¯ e¯e¯ e¯e¯ SEMICONDUCTOR SUPPLIERS Goal: Fabricate and perform electrical tests on various interconnected networks of.
FUNDAMENTALS OF DESIGN FOR RELIABILITY
FUNDAMENTALS OF MULTICHIP PACKAGING
Interconnection in IC Assembly
The Structure of Metals
3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
WP6 interconnect technology part
Issues Driving Wafer-Level Technologies
Electrochemistry The study of chemical reactions that produce electrical current or are driven to occur by applying an electrical current. Chemical potential.
Lead-Free Electronics Thermal Management of Electronics San José State University Mechanical Engineering Department.
Ormet Circuits, Inc. Technology Overview Presentation
Chapter 10 Fundamentals of Wafer-Level Packaging Jason Mucilli Vincent Wu October 1, 2007.
BUILDING HDI STRUCTURES USING
Lecture 24: Electrical Conductivity
Flip Chip And Underfills
Flip Chip Technology Lane Ryan. Packaging Options This presentation is going to focus on the advantages of the flip-chip method compared to wire bonding.
1/20 Passive components and circuits - CCP Lecture 13.
Fatigue Crack Growth Behavior of Nanocrystalline Copper for Chip-to-Package Interconnects Cody Jackson* Dr. Ashok Saxena** (advisor), Rahul Rajgarhia**
Avogadro-Scale Engineering: Form and Function MIT, November 18, Three Dimensional Integrated Circuits C.S. Tan, A. Fan, K.N. Chen, S. Das, N.
Copper based composite: L-Cop Cu High thermal Conductive Cu 2 O Low thermal expansive Anna malai Industrial Engineering Material Science.
Pure Tungsten As a high performance materials, Pure Tungsten has high melting temperature, high density, low vapor pressure, low thermal expansion combined.
Comparison of various TSV technology
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Presented By: RENJITHKUMAR TKMCE KOLLAM. INTRODUCTION Electronics with out silicon is unbelievable, but it will come true with evolution of diamond or.
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
Basic Electrical Circuit Materials Colts Neck High School Applied Technology.
Dual Chip Wafer Level CSP with Sintering Paste LGA
Interconnection in IC Assembly
What is today about ?.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Chapter13 :Metallization
Stress in Flip-Chip Solder Bumps due to Package Warpage Matt Pharr ES-240 Project 12/9/08.
M.Nuzaihan DMT 243 – Chapter 5 Fundamental Design For Reliability What is Design for Reliability, Microsystems Failure & Failure Mechanisms, Fundamental.
BALL GRID ARRAYS by KRISHNA TEJA KARIDI
See how the properties of solid metals and their alloys can be explained by the structure of metal atoms and the bonding between those atoms.
1 LAPPD Team meeting 6/10/2010 Ossy Siegmund, Experimental Astrophysics Group, Space Sciences Laboratory, U. California at Berkeley Integration of Front-End.
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process -II Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Basic Electricity ME 120 Lecture Notes Portland State University Mechanical and Materials Engineering.
Date of download: 6/30/2016 Copyright © ASME. All rights reserved. From: Analysis of Thermal Stress and Its Influence on Carrier Mobility in Three-Dimensional.
This photograph of the tungsten filament from a light bulb was taken with a scanning electron microscope. The filament is magnified more than 100 times.
Integrated Circuits.
Manufacturing Process -II
Date of download: 10/15/2017 Copyright © ASME. All rights reserved.
Metallization.
Introduction Purpose To explain the characteristics and features of the RTAN Series Precision Tantalum Nitride Thin Film Resistors Objectives To provide.
Electronics Interconnection at NPL
Electronic and Ultrasonic Engineering Group
Chemical Bonding.
Interconnection in IC Assembly
Presentation transcript:

Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As the number of I/O pin count on the chip increases, the electronic industry turns to flip-chip interconnect where the chip is flipped over with active surface facing down and connects to the package with numerous small solder joints. In 2013, the joint size is at 20 to 50µm range. Small solder joints create several reliability and manufacturing issues including intermetallic growth and bridging of adjacent joints during the re-flow process. We thus have developed the pure silver (Ag) flip-chip interconnect technology. Ag has the highest electrical and thermal conductivities among all metals. For demonstration, Ag columns are fabricated on Si chips and bonded to copper substrates at low temperature of 250 o C using solid-state atomic bonding. In 2012, the Ag joints have been shrunk down to 10µm in diameter and 20µm in pitch. Compared to solder-based interconnect, this new Ag flip-chip technology possess fourteen (14) potential advantages. Chu-Hsuan Sha*, Wen-Pei Lin**, and Yi-Ling Chen Advisor: Professor Chin C. Lee Electrical Engineering and Computer Science Materials and Manufacturing Technology *Now with Intel, **now with Broadcom Abstract Potential advantages of this Ag flip-chip by solid-state bonding: 1. High electrical conductivity, 7.7 times of that of Pb-free solders. 2. High thermal conductivity, 5.2 times of that of Pb-free solders. 3. Completely fluxless, thus 100% green. 4. No IMCs, all reliability issues associated with IMC and IMC growth do not exist. 5. Ductile Ag can manage CTE mismatch between chips and packages. 6. Ag joints can sustain high operation temperature because Ag has high melting temperature. 7. No electro-migration problem. 8. No molten phase involved, the joint can better keep its shape and geometry. 9. No molten phase involved, bridging of adjacent joints is less likely to occur. 10. Aspect ratio of bumps can be made greater than 1 if needed. 11. No under-fill is needed, greatly reducing processing steps. 12. No solder mask is needed either because there is no molten phase. 13. Alignment tolerance can be as high as the size of the joint. 14. The size of the joint is only limited by the lithographic process. Summary Silver flip-chip joints (10µm) Surface of Ag column and the surface of the Cu substrate deform to achieve atomic contact so that Ag atoms and Cu atoms share their conduction electrons. Inter-diffusion does not decrease the bonding ability so far as A atoms and B atoms share electrons after the inter-diffusion. Bonding Mechanism Si Cu Ag Cross-section BSE images of 10µm Ag flip-chip joints made between Si chip and Cu substrate by solid-state bonding at 250°C with static pressure of 800 psi (0.044gm per joint). Si Cu Ag Si Ag Cu Si Ag Cu Ag Cu Ag to Cu bonding interface Present first-level interconnect methods Wire bonding Solder flip-chip joints T J Green Associates, LLCwww.flicker.com