C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

Slides:



Advertisements
Similar presentations
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Advertisements

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
ESODAC Study for a new ESO Detector Array Controller.
M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.
Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
PROBE CARD INTEGRATION IN pALPIDEfs TEST SYSTEM ALICE | ITS-MFT Mini-Week | | Markus Keil.
July test beam DAQ status Marcin Byszewski Konstantinos Ntekas.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Schedule and Issues for the Mini-1 and MMFE-8 Kenneth Johns University of Arizona.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
AHCAL Electronics. Status EUDET Prototype Mathias Reinecke for the DESY AHCAL developers EUDET Electronics/DAQ meeting London, June 9th, 2009.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
SRS Readout System for VMM2 Sorin Martoiu, IFIN-HH (RO)
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Understanding Data Acquisition System for N- XYTER.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
25/05/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 3 Report Jack Hickish.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Mini-2 and MMFE-8 Status at U. Arizona Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University.
24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
CMX Collection file for current diagrams 30-Apr-2014.
Offering the freedom to design solutions Sundance OEM Solution.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
FEC features and an application exampleRD-51 WG5 meeting, CERN, Feb FEC: features and an application example J. Toledo Universidad.
CSC Ops/DPG meeting, 05-Oct-2011 Hauser1 ALCT boards for ME4/2 etc.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CLAS12 Central Detector Meeting, Saclay, 3 Dec MVT Read-Out Architecture & MVT / SVT Integration Issues Irakli MANDJAVIDZE.
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
PRM for AM06 Daniel Magalotti Collaboration between: KIT, INFN Pisa and INFN Perugia.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Test Boards Design for LTDB
Kenneth Johns University of Arizona
PRAD DAQ System Overview
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Testing and Configuration for VMM1 on the mini-MMFE
Front-end electronic system for large area photomultipliers readout
Commodity Flash ADC-FPGA Based Electronics for an
Presentation transcript:

C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

AZ C-Card 2 To MM TPC Board # 1 To MM TPC Board # 2 ADC & DAC for Board # 1 ADC & DAC for Board # 2 FEC Power Connector FEC B- Card Connector FEC A-Card Connector DDR 2 Flash Ethernet Interface USB

3 Ramp Signal Board # 2 Time Input Board # 2 Calibrate Signal Board # 2 Initialize Peak Input Board # 2 External Trigger Time Input Board # 1 Ramp Signal Board # 1 Peak Input Board # 1 Calibrate Signal Board # 1

MM TPC Card (BNL) using 2x LEGS TPC ASIC’s 4

Testing With FEC 5

Features  Connections to two BNL front-end cards via 2x80 pin ribbon cables 8 LVDS inputs to C-Card 16 LVDS I/O ports  Connection to FEC card via card edge connectors 4 LVDS inputs to C-Card 21 LVDS outputs 3 LVDS clocks to C-Card Gbps transceivers 6

Features  10/100 Ethernet and USB connections  4 12 bit ADC’s  4 16 bit DAC’s  2 calibration pulse generators  2 ramp generators  2 FPGA clock regions from on-board oscillators or FEC 7

C-Card Status  A C-Card has been developed for use with the LEGS TPC and VMM1 versions of the BNL peak-finding ASIC  Readout of the C-Card through the FEC Card and MAMMA DAQ program has been successfully tested  Communication with BNL MM TPC card (carrying 2 x LEGS TPC ASIC’s) has been established along with calibration signal and ramp 8

C-Card Work List  Still longer than desired Commission ADC section Verify (by local readout) calibration is working Compare C-Card ramp and MM TPC ramp Add monitoring and data storage to MAMMA DAQ (with help from Marcin) 9

MMFE Card  Initially, design front-end card for full size MM using BNL VMM1 ASIC  Now, re-trench and design for fastest to market product  Need to specify by yesterday Connector type (which MM?) Motherboard/daughter card (Mini) versus integrated card (Melded) Input protection (NUP4114?) Still lacking some specification of VMM1 10

Full-size MMFE  4 x 2 x 64 channels –on hold 11

AIC (Analog Interface Card)  Schematic started – on hold 12

AIC (Analog Interface Card)  Schematic started – on hold 13

AIC (Analog Interface Card)  Layout started – on hold 14

Going Forward  MMFE – mini Pro - take advantage of AIC work Con - two cards slows pace 15

Going Forward  MMFE – melded Pro - one card Con - other groups could use AIC if desired 16

Conclusions  Good progress on commissioning C- Card but additional work remains before go-to-market  Desire to converge on reduced scope MMFE card so design and layout can proceed 17