Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011.

Slides:



Advertisements
Similar presentations
Electrical Data Transmission on Flex Cables at 320 Mbps Peter Manning, Vitaliy Fadeyev, Jason Nielsen Santa Cruz Institute for Particle Physics University.
Advertisements

IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.
J.Ye / SMU May 18, 2015 GOL + SoS R & D Work at SMU 1.The Test of the GOL chip. 2.First test on the SoS driver chip and the submission of a dedicated test.
Chip Developments of the Bonn Group Hans Krüger, Bonn University -1-
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Fast Detector Readout T. Flick University Wuppertal 3. Detector Workshop of the Helmholtz Alliance "Physics at the Terascale" Heidelberg 2010.
ASIC at SMU A brief history, and lessons to be learned. Two recent designs, the technical aspect: 1.A LC based Phase Locked Loop (PLL) 2.A 16:1 serializer.
LAr Frontend Board PRR Introduction 1.Overview of FEB functionality 2.FEB performance requirements 3.Development and evaluation of FEB 4.Organization of.
1 A 16:1 serializer for data transmission at 5 Gbps Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Tiankuan Liu 1, Da-Shun Su 2, Ping-Kun Teng.
20-24 September 2010, TWEPP, Aachen, Germany D. 1 Datao Gong On behalf of the ATLAS Liquid Argon Calorimeter Group Department of Physics,
*Supported by the EU FP7-PEOPLE-2012-ITN project nr , INFIERI, "Intelligent Fast Interconnected and Efficient Devices for Frontier Exploitation in.
16 Sep 2008 Versatile Link Status Report F. Vasey on behalf of the project steering board With input from C. Issever J. Troska.
Versatile Link Project Description
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
1 A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout 1.Overview. 2.Test results of LOCs1, the 5 Gbps 16:1 serializer. 3.Test results.
U.S. ATLAS Executive Meeting Upgrade R&D August 3, 2005Toronto, Canada A. Seiden UC Santa Cruz.
Versatile Link The Versatile Transceiver Towards Production Readiness Csaba Soos on behalf of Manoel Barros Marin, Stéphane Détraz, Lauri Olanterä, Christophe.
IEEE08/NSS R. Kass N Radiation-Hard/High-Speed Data Transmission Using Optical Links W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, J. Moore,
Summary DCS Workshop - L.Jirdén1 Summary of DCS Workshop 28/29 May 01 u Aim of workshop u Program u Summary of presentations u Conclusion.
SMU Report: R&D work for LAr upgrade May 4, UCSC Optical link for LAr upgrade readout Objectives: 1.Evaluate the 0.25  m Silicon on Sapphire.
Tony WeidbergATLAS Tracker Upgrade Liverpool December '06 1 SLHC Optoelectronics Readout architectures Technologies for TX High speed multiplexing Packaging.
Joint Optoelectronics Working-Group Valencia, 27 Sep Survey results and analysis 2. Comments and discussion 3. Joint projects? 4. Links to management.
Introduction This work is supported by US-ATLAS R&D program for the upgrade of the LHC, and the US Department of Energy grant DE-FG02-04ER We are.
Versatile Link The Versatile Transceiver Development Status Csaba Soos, Vincent Bobillier, Stéphane Détraz, Spyros Papadopoulos, Christophe Sigaud, Pavel.
1 Demo Link and the LOC Status Report 1.Demo Link status 2.LOC2 status 3.Irradiation tests on optical fiber 4.Summary Vitaliy for the SMU team.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
Optical Links CERN Versatile Link Project VL – Oxford involvement CERN VL+ for ATLAS/CMS phase II upgrade – Introduction and aims – Oxford workpackage:
Evaluation of Multi-Gbps Optical Transceivers for Use in Future HEP Experiments Luis Amaral CERN – PH/ESE/BE – Opto 16/09/2008.
LOCx2, a Low-latency, Low-overhead, 2 × 5.12-Gbps Transmitter ASIC for the ATLAS Liquid Argon Calorimeter Trigger Upgrade Le Xiao, a,b Xiaoting Li, a Datao.
1 LAr high speed optical link studies: the status report on the LOC ASIC 1.The LOC ASIC, an introduction 2.The SOS technology 3.LOC1 test results 4.LOC2.
Installation and Commissioning of the ATLAS LAr Readout Electronics
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
The GBT, a Proposed Architecture for Multi-Gb/s Data Transmission in High Energy Physics P. Moreira CERN – Geneva, Switzerland Topic Workshop on Electronics.
DPF 2011 R. Kass 1 P. Buchholz, A. Wiese, M. Ziolkowski Universität Siegen OUTLINE Introduction Result on 4-channel Driver/Receiver with Redundancy Design.
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
1 Status Report on the LOC ASIC 1.The LOC ASIC proposal 2.The SOS technology 3.LOC1 test results 4.LOC2 design status 5.Summary Datao Gong, Andy Liu, Annie.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
Erik Jonsson School of Engineering & Computer Science Redundant SAR ADC Architecture and Circuit Techniques for ATLAS LAr Phase-II Upgrade Ling Du 1, Hongda.
System and Irradiation Tests on the GOL chip.
SMU Report: R&D work for ID upgrade May 3, UCSC R&D work on gigabit optical link for ATLAS ID readout upgrade at SMU Objectives: 1.Evaluate.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.
The Versatile Link System-level Component Tests
Calorimeter Digitisation Prototype (Material from A Straessner, C Bohm et al) L1Calo Collaboration Meeting Cambridge 23-Mar-2011 Norman Gee.
Common R&D projects for the LHC upgrade and plans for irradiation facilities Outline: PH common R&D projects Working Group on future irradiation facilities.
BPM stripline acquisition in CLEX Sébastien Vilalte.
1 Optical fiber irradiation tests 1.Results from ATLAS LAr 2.Narrow down to Germanium doped GRIN fiber 3.Preliminary tests 4.Tests in the plan Jingbo Ye.
May 2007DC-DC --- US ATLAS Upgrade R&D --- Garcia-Sciveres1 DC-DC converter R&D US ATLAS Upgrade UCSC May 2007.
High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.
Opto Working Group Meeting Summary Tuesday 8 March 2011 Tobias Flick and Francois Vasey.
Standard electronics for CLIC module. Sébastien Vilalte CTC
11 Apr The Versatile Link Project CERN CERN Jan Troska, Francois Vasey, et al. Jan Troska, Francois Vasey, et al. Oxford Oxford.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
March 14, 2016 Report on SMU R&D work1 Link-On-Chip (LOC) 1st Prototype  Status:  Prototype chip with the clock unit (PLL), serializer, laser driver,
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
LOCld – The fastest VCSEL driver in optical link for ATLAS Futian Liang USTC-IHEP, May. 3 rd, 2013.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Optical Communications for Future Trackers ANL/FNAL/UC/VWS Meeting Nov., 2011 Alan Prosser CD/ESE Fermilab 1.
1 ASIC Development for High Speed Serial Data Transmission from Detector Front-end to the Back-end 1.Overview. 2.Test results of LOCs1, a 5 Gbps 16:1 serializer.
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.
Southern Methodist University
The Silicon-on-Sapphire Technology:
W. Ali, R. Corsini, E. Ciaramella SSSA Pisa Italy
Presentation transcript:

Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011

Outline The team and facility at SMU. Past project and present M&O. Present R&D projects. Plan for the near future. Summary

The team and facility at SMU This is a university based opto-electronics lab in the Dept. of Physics at SMU. Capability: opto-electronics system level design, ASIC design, component evaluation in radiation environment, reliability studies, …. Equipment: 20 GHz realtime scope, 12.5 Gbps BERT, ProbeStation with RF probes, wire bonder…. The team: 4 FTEs (1 mostly ASIC, 1 mostly system, 1 ASIC and system, 1 ET supporting), all supported by research grants, meaning … (sigh).

Past project and present M&O Coordinator in the team that delivered the optical link system (G-Link based, 1.6 Gbps, 1524 fiber channels) for ATLAS LAr. Current responsible for the system’s M&O. Participating in the investigations of the VCSEL reliability issue. Proposed a dual-OTx solution for a possible fix to the problem. Decision awaiting for running condition of Lessons learned: redundancy is a must for systems that require high reliability but have very limited access for maintenance and repair. Requires 1 FTE in the past few years for tasks in M&O. Fast turn-around measurements requested in those testing jobs require continuous knowledge and undisrupted test setups.

Present R&D projects Five directions: – The LOC ASIC development for ATLAS LAr readout upgrade. – The Versatile Link project. – System level studies for ATLAS LAr readout upgrade. – Data links inside LAr for LBNE. – ASIC technology evaluation.

Present R&D projects The LOC ASIC development for ATLAS LAr readout upgrade (1 FTE): – Succeeded in the 5 Gbps LOCs1 serializer and the 5 GHz LCPLL prototyping, see reports in TWEPP 2010 for details. – Successful proton irradiation on LOCs1 to verify its property in radiation environment. TID, SEU are not of concern with 200 MeV protons. – No funds for tests with higher LET. Collaboration welcome. – There are interests in designing a low(er) power 16:1 serializer from 2.5 to 5 Gbps based on the LOCs1 design, but no funds for this work. Collaboration welcome. – Are designing LOCs2, a 2-lane, shared PLL, serializer array. – With the current GC process, the speed may reach 8 Gbps. – Will migrate to the PC process in Simulation show a 15% speed increase and 50% area reduction. – Will follow the Peregrine/IBM announcement of 180 nm technology and make use of it whenever possible. – Need help (collaboration) on packaging with 10 Gbps signals.

Present R&D projects The LOCs2 status (1 FTE while we really need 2 FTEs): PFDCP CML 1/21/2 LVDS to CMOS CMOS 2:1 MUX CML 2:1 MUX CML Driver 16 LVDS CML Gbps LVDS to CMOS CMOS 2:1 MUX CML 2:1 MUX CML Driver BufferLC VCOBuffer Clk, 640 MHz 5.12 GHz 2.56 GHz1.28 GHz640 MHz

Present R&D projects The LOCs2 status – Speed: we aim for a final 10 Gbps with ±10% tuning range. For the GC propose, we aim at 8 Gbps. – Simulation results on fast components: CML 2/1 CML 2:1 MUX CML Driver Buffer Above 4.6 GHz, 200 mV swing, post layout and worst case (ss, 85C) Above 4.3 GHz, schematics with extra trace capacitance, also ss + 85C. Eye diagram of 7-bit PRBS at 8 Gbps, with inductance peaking (7.4 nH), ss and 85C Our next step LC VOC Successfully prototyped at 5 GHz

Present R&D projects The Versatile Project (1 FTE): – Responsible for system level spec and evaluation procedures. – Collaborate with Oxford on fiber tests. – Collaborate with FNAL on link back-end studies. – By-product: the VBERT, used in proton tests. Have plans to upgrade it to 10 Gbps. It serves as a reference link for the ASIC development. – Leads to the US-ATLAS/CMS joint proposal in answering DOE’s recent call for generic detector R&D.

Present R&D projects System level studies for ATLAS LAr readout upgrade. – SMU is active in the system level specification for the FEB2. Data links inside LAr for LBNE (1 FTE). – SMU is pursuing a program to develop data links (electrical and optical) inside LAr. The immediate application is the LAr20 for LBNE. – The issue here is mostly system reliability: the hot carrier effect, and the requirement of 15 yrs operation lifetime without access, much more stringent than that in detector front-end for colliders. ASIC technology evaluation. – Continuous efforts in ASIC technology evaluations for HEP. Current support: DOE/ADR. Collaborators: Vanderbilt, Duke and Yale.

Plan for the near future ASIC development: LOCs2 to LOCsx (x=4 or 6), packaging option studies. COTS evaluation: on serializers and LDDs. Versatile Link: continue and benefits for other R&D projects. Generic Optical Link R&D in US, especially the 10 Gbps optical transmitter in array format. That is, if the proposal is funded. Specific systems: ATLAS LAr upgrade, LBNE/LAr20. Follow developments in industry: SerDes embedded FPGA, optical module packaging, ASIC technologies.

Summary The optoelectronics group in the Dept. of Physics SMU is responsible for ATLAS/LAr optical link M&O, and is active in many R&D projects, some for collider physics, some for neutrino physics. There are R&D projects at component (ASIC and COTS) level and at system level, presenting a “full spectrum” for data links. With a group of 4 technical FTEs, plus faculty and students, this group has reached a critical mass for synergy. We welcome any kind of constructive collaboration. We especially need help in ASIC development and packaging.