© 2005 The MathWorks, Inc. Advanced Technologies to Accelerate Mixed Signal Simulation Pieter J. Mosterman Senior Research Scientist The MathWorks, Inc.

Slides:



Advertisements
Similar presentations
Keith Bergevin Senior Design Engineer th St., Bldg 620 Sacramento, Calif Phone: (916) , Fax: (916)
Advertisements

ECE 720T5 Fall 2012 Cyber-Physical Systems Rodolfo Pellizzoni.
MotoHawk Training Model-Based Design of Embedded Systems.
1 © 2011 The MathWorks, Inc. Model-Based Design of a Wind Turbine Steve Miller Technical Marketing, Physical Modeling MathWorks
Introductory Comments Regarding Hardware Description Languages.
1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
Review of “Embedded Software” by E.A. Lee Katherine Barrow Vladimir Jakobac.
1 Software Testing and Quality Assurance Lecture 15 - Planning for Testing (Chapter 3, A Practical Guide to Testing Object- Oriented Software)
Chapter 8 Operating System Support
System-Level Verification –a Comparison of Approach Ray Turner Rapid Systems Prototyping, IEEE International Workshop on.
EE694v-Verification-Lect5-1- Lecture 5 - Verification Tools Automation improves the efficiency and reliability of the verification process Some tools,
Matlab as a Design Environment for Wireless ASIC Design June 16, 2005 Erik Lindskog Beceem Communications, Inc.
Cmpt-225 Simulation. Application: Simulation Simulation  A technique for modeling the behavior of both natural and human-made systems  Goal Generate.
Introduction to Software Testing
Hardware/Software Partitioning Witawas Srisa-an Embedded Systems Design and Implementation.
Slide 1 of 9 Presenting 24x7 Scheduler The art of computer automation Press PageDown key or click to advance.
By Ryan Mowry.  Graphical models of system  Entire system or just parts  Complex systems easier to understand  “Capture key requirements and demonstrate.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
© Copyright Alvarion Ltd. Hardware Acceleration February 2006.
Advances in Language Design
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Chapter 1 Introduction to Simulation
Simulink ® Interface Course 13 Active-HDL Interfaces.
Simulink ® Interface Course 13 Active-HDL Interfaces.
Scientific Computing By: Fatima Hallak To: Dr. Guy Tel-Zur.
Digitaalsüsteemide verifitseerimise kursus1 Digitaalsüsteemide verifitseerimine IAF0620, 5.0 AP, E Jaan Raik IT-208,
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
Reliable Design of Safety Critical Systems Dr. Abhik Roychoudhury School of Computing
1 H ardware D escription L anguages Modeling Digital Systems.
© 2003 Xilinx, Inc. All Rights Reserved HDL Co-Simulation.
System Design with CoWare N2C - Overview. 2 Agenda q Overview –CoWare background and focus –Understanding current design flows –CoWare technology overview.
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Functional Verification Figure 1.1 p 6 Detection of errors in the design Before fab for design errors, after fab for physical errors.
Quality Driven SystemC Design By Nasir Mahmood. Hybrid Approach The idea here is to combine the strengths of simulation – namely the ability to handle.
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
MotoHawk™ Components Scalable, Secure, Model-Based Design of Embedded Systems.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
TTCN-3 MOST Challenges Maria Teodorescu
© 2010 Altera Corporation—Public Modeling and Simulating Wireless Systems Using MATLAB ® and Simulink ® 2010 Technology Roadshow.
BridgePoint Integration John Wolfe / Robert Day Accelerated Technology.
CPSC 441 Tutorial TA: Fang Wang. Simulation Methodology Plan: Introduce basics of simulation modeling Define terminology and methods used Introduce simulation.
© 2005 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU HDL Co-Simulation.
1 MotoHawk Components Scalable, Secure, Model-Based Design of Embedded Systems MotoHawk Training.
SIMULINK-Tutorial 1 Class ECES-304 Presented by : Shubham Bhat.
ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.
May08-21 Model-Based Software Development Kevin Korslund Daniel De Graaf Cory Kleinheksel Benjamin Miller Client – Rockwell Collins Faculty Advisor – Dr.
Computer Simulation of Networks ECE/CSC 777: Telecommunications Network Design Fall, 2013, Rudra Dutta.
CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.
Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.
EE121 John Wakerly Lecture #17
Computer Organization Instruction Set Architecture (ISA) Instruction Set Architecture (ISA), or simply Architecture, of a computer is the.
1 ® ® Agenda 8:30 a.m.Introduction to The MathWorks, Xilinx, and Avnet 9:00 a.m.Video System Design with Simulink 9:45 a.m.Break 10:00 a.m.FPGA Implementation.
Formal Methods in Software Engineering1 Today’s Agenda  Mailing list  Syllabus  Introduction.
Chapter 11 System-Level Verification Issues. The Importance of Verification Verifying at the system level is the last opportunity to find errors before.
Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.
SAS_06_FPGA_NGIT1 Research and Development of Deployable IV&V Methods for FPGA Applications Northrop Grumman, KeyLogic Systems, Mountain State Information.
Problem: design complexity advances in a pace that far exceeds the pace in which verification technology advances. More accurately: (verification complexity)
Software Engineering (CSI 321)
Introduction to Operating System (OS)
Verifying REACT Aleks Milisevic Will Noble Martin Rinard
Assertions An assertion is a statement about the design’s intended behavior Assertions can be written in a hardware description language (HDL) Assertions.
Computer Simulation of Networks
Introduction to Software Testing
Matlab as a Development Environment for FPGA Design
Matlab as a Design Environment for Wireless ASIC Design
Systems Engineering for Mission-Driven Modeling
Xilinx/Model Technology Powerful FPGA Verification Solution
Presentation transcript:

© 2005 The MathWorks, Inc. Advanced Technologies to Accelerate Mixed Signal Simulation Pieter J. Mosterman Senior Research Scientist The MathWorks, Inc.

2 Agenda  Introduction  What is Link for ModelSim?  Demo  Mixed Signal Simulation  Summary

3 What is the problem?  “Hardware verification is itself become more challenging. Verification times have increased with rising gate count and as overall design complexity grows. According to a survey by Collett International Research in 2002 only 39% of designs were bug free at first silicon, while 60% contained logic or functional flaws. More than 20% required 3 or more silicon spins. A Collett survey also showed that nearly 50% of total engineering time was spent in verification.”  Hardware/Software Co-verification by Dr. Jack Horgan

4 What are the pains? 1. Time and effort to verify a design: As designs get more complex, the test benches are an order of magnitude more complex, and consume 40-60% of project resources.  Test bench HDL code will *not* be synthesized – i.e., will not be a part of the shipping product – “throw- away” code  HDL test benches need to run in HDL simulators, and HDL simulators are *extremely* slow 2. Time and effort to construct and maintain test benches: For each line of HDL design code in a design, a user typically needs 10 lines of HDL test bench code to simulate, test, and verify that 1 line of HDL code.  Constructing a test bench in a textual language is at least as complex as the original design itself  Maintaining the test bench from one generation of a design to the next is very resource-intensive

5 What are the pains? Solutions?  Engineers need to verify that ASIC/FPGA implementations correctly match their system specifications.  Using the Link for ModelSim, these engineers can co-simulate their MATLAB and Simulink designs with equivalent Verilog and VHDL. y=f(x) Link

6 Agenda  Introduction  What is Link for ModelSim?  Demo  Mixed Signal Simulation  Summary

7 Link for ModelSim makes system-level hardware verification possible.  Fast and bidirectional cosimulation interface between MATLAB and Simulink, and ModelSim

8 Agenda  Introduction  What is Link for ModelSim?  Demo  Mixed Signal Simulation  Summary

9 Demo  Edge detection demo – Design space exploration using floating point – Conversion to fixed point – Co-simulate with HDL Live MATLAB Demo

10 Link for ModelSim allows engineers to share models instead of I/O vectors.  The HDL is verified in the context of an entire system and not just as a stand-alone component.  System performance metrics, e.g. PER, BER, S/N ratio can be measured.

11 Agenda  Introduction  What is Link for ModelSim?  Demo  Mixed Signal Simulation  Summary

12 Hybrid Dynamic Systems  Two types of behavior – Continuous – Discrete  An embedded controller – Plant Continuous-time behavior Sporadic discrete events – Controller Discrete-time behavior Frequent periodic events

13 Executing a Hybrid Dynamic System  Integrate continuous behavior  Discrete event behavior – Time events Pre-determined time of occurrence – State events When a model variable exceeds a threshold

14 How to handle a discrete event  Time-driven – Time integrated Integrate up till event time Inefficient for time events – Sampled time Run scheduler at lowest rate Inefficient for widely spaced events  Event-driven – Jump to event time immediately – Does not apply to state events

15 Where do these paradigms apply?  Discrete event intensive models – Controller area network (CAN) in automobiles  Many events that do not affect continuous behavior  Expensive to stop the numerical solver for each of these window dc motor current measurement window controller roof controllerlights controller

16 Efficiency  Two separate solvers – Time-driven solver Numerical solver integrates time (step h ) Sampled time event schedule (time up to which to integrate) – Event-driven solver Event calendar 20 [ms] open_tonneau 2020 [ms] move_roof_up_cmd 2150 [ms] move_down_window 2250 [ms] stop_moving_window

17 Event-driven leads Scheduled Events: Processed Events: Continuous Time: state event time event This event never occurs, but it is already processed! This sets a time-event in the time-driven solver This sets an event in the event-driven solver

18 Time-driven leads Scheduled Events: Processed Events: Continuous Time: state event time event This sets an event in the event-driven solver This sets a time-event in the time-driven solver This event never occurs, but it is already processed!

19 Questions  Can we restrict the modeling constructs that are allowed? – For example, no state events allowed to trigger events in the event-driven solver  What inaccuracy is acceptable? – Not do zero-crossing detection – Run event-driven part at a quick base rate  What efficiency is necessary? – Lock step approach – Use one solver all together? Do you lose the ability to handle a batch of discrete events independently? – Other techniques? Model differently  What is the preferred configuration? – Time-driven leads, store continuous-time state – Event-driven leads, store discrete event state – Alternatives?

20 Agenda  Introduction  What is Link for ModelSim?  Demo  Mixed Signal Simulation  Summary

21 Summary of key features  Integrate system level design with implementation  No duplication of testbench design effort  Verification of system level properties  Advanced Simulation Technologies Are Required