1 CSE 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.

Slides:



Advertisements
Similar presentations
CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
Advertisements

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
5.5 Encoders A encoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.
Give qualifications of instructors: DAP
Princess Sumaya University
Modular Combinational Logic
Documentation Standards
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
CS 151 Digital Systems Design Lecture 17 Encoders and Decoders
1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
CS 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
1 CSE20 Lecture 16 Boolean Algebra: Applications Professor CK Cheng CSE Dept. UC San Diego 1.
Combinational Logic Building Blocks
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
CSE 140 Lecture 15 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
Combinational Circuits
Combinational Logic Chapter 4.
Chapter 3 Decoder and Encoder Digital Logic Design III
Combinational Logic Design
Combinational Circuits
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
ENG241 Digital Design Week #4 Combinational Logic Design.
Combinational Design, Part 3: Functional Blocks
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.
Decoders, Encoders, Multiplexers
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Chapter Four Combinational Logic 1. Discrete quantities of information are represented in digital systems by binary codes. A binary code of n bits is.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
MSI Combinational logic circuits
Digital Design Lecture 8 Combinatorial Logic (Continued)
1 CSE 140 Lecture 11 Standard Combinational Modules CK Cheng CSE Dept. UC San Diego.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.
CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.
MSI Circuits.
CSE 140 Lecture 15 System Design II CK Cheng CSE Dept. UC San Diego 1.
CSE 140 Lecture 14 System Designs
CSE 140 Lecture 14 System Designs
CS221: Digital Logic Design Combinational Circuits 3
CSE 140 Lecture 12 Combinational Standard Modules
More Devices: Control (Making Choices)
Reference: Chapter 3 Moris Mano 4th Edition
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
CSE 140 Lecture 16 System Designs
CSE 140 Lecture 12 Combinational Standard Modules
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
CSE 140 Lecture 11 Standard Combinational Modules
CSE 140 Lecture 15 System Designs
CSE 140 Lecture 14 System Design
Multiplexers Anindya IE CSE.
Electronics for Physicists
Digital System Design Combinational Logic
Combinational circuits design
CS 140 Lecture 13 Professor CK Cheng 11/12/02.
ECE2030 HW-6.
CSE 140 Lecture 11 Standard Combinational Modules
CSE 140 Lecture 16 System Designs
Presentation transcript:

1 CSE 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego

2 Part III - Standard Combinational Modules (Chapter 5) Signal Transport Decoder: Decode address Encoder: Encode address Multiplexer (Mux): Select data by address Demultiplexier (DeMux): Direct data by address Shifter: Shift bit location Data Operator Adder: Add two binary numbers Multiplier: Multiply two binary numbers

3 Interconnect: Decoder, Encoder, Mux, DeMux P1 Memory Bank Mux P2 Pk Demux Decoder Mux Data Address Address k Address 2 Address 1 Data 1 Data k Arbiter n n-m m 2m2m Processors

4 1. Decoder Definition Logic Diagram Application (Universal Set) Tree of Decoders

iClicker: Decoder Definition A.A device that decodes B.An electronic device that converts signals from one form to another C.A machine that converts a coded text into ordinary language D.A device or program that translates encoded data into its original format E.All of the above 5

6 Decoder Definition: A digital module that converts a binary address to the assertion of the addressed device 0 y0y1y7y0y1y7 I0I0 I1I1 I2I EN (enable) n inputs n= 3 2 n outputs 2 3 = 8 y i = 1 if En= 1 & (I 2, I 1, I 0 ) = i y i = 0 otherwise n to 2 n decoder function:....

7 N inputs, 2 N outputs One-hot outputs: only one output HIGH at once 1. Decoder: Definition EN EN= 1

8 Decoder: Logic Diagram y0y0 I2’I2’ I1’I1’ I0’I0’ y1y1 I2I2 I1’I1’ I0’I0’ En y7y7 I2I2 I1I1 I0I0.... y i = m i En y 0 = 1 if (I 2, I 1, I 0 )=(0,0,0) & En= 1 y 7 = 1 if (I 2, I 1, I 0 )=(1,1,1) & En= 1

9 Decoder Application: universal set {Decoder, OR} Example: Implement functions f 1 (a,b,c) =  m(1,2,4) f 2 (a,b,c) =  m(2,3), andf 3 (a,b,c) =  m(0,5,6) with a 3-input decoder and OR gates. I0I0 y0y1..y7y0y1..y7 c b a I1I1 I2I En y1y1 y2y2 y4y4 f1f1 y2y2 y3y3 f2f2 y0y0 y6y6 f3f3 y5y5

10 OR minterms Decoders En

11 Tree of Decoders Implement a decoder with decoders. I0I0 y0y1y7y0y1y7 I1I1 I2I I0I0 y 8 y 9 y 15 I1I1 I2I a d c b

12 Implement a decoder with decoders. En D0D0 I 2, I 1, I 0 D1D1 y0y0 y7y7 y8y8 y 15 D7D7 y 56 y 63 En I 2, I 1, I 0 I 5, I 4, I 3 Tree of Decoders … …

13 2. Encoder Definition Logic Diagram Priority Encoder

iClicker: Definition of Encoder A.Any program, circuit or algorithm which encodes B.In digital audio technology, an encoder is a program that converts an audio WAV file into an MP3 file C.A device that convert a message from plain text into code D. A circuit that is used to convert between digital video and analog video E.All of the above 14

15 Encoder Definition: A digital module that converts the assertion of a device to the binary address of the device. y n-1 … y 0 En A I 2 n -1 … I 0 8 inputs 3 outputs y0y0 y1y1 y2y En At most one I i = 1. (y n-1,.., y 0 ) = i if I i = 1 &  n = 1 (y n-1,.., y 0 ) = 0 otherwise. A = 1 if En = 1 and one i s.t. I i = 1 A = 0 otherwise. Encoder Description: A I0I0 I7I

16 Encoder: Logic Diagram En I1I1 I3I3 I5I5 I7I7 y0y0 I2I2 I3I3 I6I6 I7I7 y1y1

17 En I4I5I6I7I4I5I6I7 y2y2 I0I0 I1I1 I6I6 I7I7 A.. Encoder: Logic Diagram

18 Priority Encoder: Definition Description: Input (I 2 n -1,…, I 0 ), Output (y n-1,…,, y 0 ) (y n-1,…,, y 0 ) = i if I i = 1 & En = 1 & I k = 0 for all k > i (high bit priority) or for all k< i (low bit priority). E o = 1 if En = 1 & I i = 0 for all i, G s = 1 if En = 1 & i s.t. I i = 1. E (G s is like A, and E o tells us if enable is true or not) En EoGs I0I0 I7I7 y0y0 y1y1 y2y

19 Priority Encoder: Implement a 32-input priority encoder w/ 8 input priority encoders (high bit priority). y 32, y 31, y 30 I Eo Gs y 22, y 21, y 20 I Eo Gs y 12, y 11, y 10 I 15-8 Eo Gs y 02, y 01, y 00 I 7-0 Eo Gs En