KM3Net Project 1.

Slides:



Advertisements
Similar presentations
University of Calgary – CPSC 441.  We need to break down big networks to sub-LANs  Limited amount of supportable traffic: on single LAN, all stations.
Advertisements

Lecture 4. Topics covered in last lecture Multistage Switching (Clos Network) Architecture of Clos Network Routing in Clos Network Blocking Rearranging.
CSCI 465 D ata Communications and Networks Lecture 20 Martin van Bommel CSCI 465 Data Communications & Networks 1.
Optical Interfaces Lab Last Update Copyright 2014 Kenneth M. Chipps Ph.D. 1.
1 I.S Introduction to Telecommunication in Business Chapter 6 Network Hardware Components Dr. Jan Clark FALL, 2002.
CCNA 3 v3.1 Module 4.
CS335 Networking & Network Administration Tuesday, April 13, 2010.
Course Project for CS Objective Simulate the FatTree network using ndnSIM. Simulate a multicast session with l oadbalancing Add more producers to.
1 25\10\2010 Unit-V Connecting LANs Unit – 5 Connecting DevicesConnecting Devices Backbone NetworksBackbone Networks Virtual LANsVirtual LANs.
Layer 2 Switch  Layer 2 Switching is hardware based.  Uses the host's Media Access Control (MAC) address.  Uses Application Specific Integrated Circuits.
Network Management Concepts and Practice Author: J. Richard Burke Presentation by Shu-Ping Lin.
MODULE IV SWITCHED WAN.
CECS 5460 – Assignment 3 Stacey VanderHeiden Güney.
Q and A for Ch. 17 CS 332, Spring Fiber Modems Q: Why use fiber modem extensions? Is it to save money on not having to use as much fiber (otherwise.
LAN Overview (part 2) CSE 3213 Fall April 2017.
High Speed Digital Design Project SpaceWire Router Student: Asaf Bercovich Instructor: Mony Orbach Semester: Winter 2009/ Semester Project Date:
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Link Layer and Wireless CS144 Review Session 7 May 16, 2008 Ben Nham.
1 IP Forwarding Relates to Lab 3. Covers the principles of end-to-end datagram delivery in IP networks.
CS3502: Data and Computer Networks Local Area Networks - 4 Bridges / LAN internetworks.
Connectivity Devices Hakim S. ADICHE, MSc
Local-Area-Network (LAN) Architecture Department of Computer Science Southern Illinois University Edwardsville Fall, 2013 Dr. Hiroshi Fujinoki
Link Layer Review CS244A Winter 2008 March 7, 2008 Ben Nham.
NS Training Hardware.
15.1 Chapter 15 Connecting LANs, Backbone Networks, and Virtual LANs Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or.
PRESENTATION ON:- INTER NETWORK Guided by: Presented by:- Prof. Ekta Agrwal Dhananjay Mishra Prafull Jain Vinod Kumawat.
Cisco 3 - Switching Perrine. J Page 16/4/2016 Chapter 4 Switches The performance of shared-medium Ethernet is affected by several factors: data frame broadcast.
Chapter 9 Hardware Addressing and Frame Type Identification 1.Delivering and sending packets 2.Hardware addressing: specifying a destination 3. Broadcasting.
May 29, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology Shore station brainstorm 1.
STORE AND FORWARD & CUT THROUGH FORWARD Switches can use different forwarding techniques— two of these are store-and-forward switching and cut-through.
1 Data Link Layer Lecture 23 Imran Ahmed University of Management & Technology.
Mapping IP Addresses to Hardware Addresses Chapter 5.
Synthesis of Communication Schedules for TTEthernet-based Mixed-Criticality Systems Domițian Tămaș-Selicean 1, Paul Pop 1 and Wilfried Steiner 2 1 Technical.
Chapter 16 Connecting LANs, Backbone Networks, and Virtual LANs
August 22, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Ch. 15 Connecting LANs.
Chapter 1 : Computer Networks.
SRB data transmission Vito Palladino CERN 2 June 2014.
LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.
Receiving 91 PB this week: A little bit more of work load! (We will be for a while production guys :) Test bench separated in two parts: 1.- The PB will.
Pertemuan 7 Introduction to LAN Switching and Switch Operation
15.1 Chapter 15 Connecting LANs, Backbone Networks, and Virtual LANs Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or.
WINLAB Open Cognitive Radio Platform Architecture v1.0 WINLAB – Rutgers University Date : July 27th 2009 Authors : Prasanthi Maddala,
March 27, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
July 31, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Youngstown State University Cisco Regional Academy
ARP Address Resolution Protocol
Chapter 2 Overview of Networking Components
Cellular IP: A New Approach to Internet Host Mobility
Networking Devices.
Connecting LANs, Backbone Networks
COMPUTER NETWORKS CS610 Lecture-9 Hammad Khalid Khan.
LAN Vulnerabilities.
Hardware Addressing and Frame Type Identification
Kostas Manolopoulos Tasos Belias
Reference Router on NetFPGA 1G
Real-time Software Design
SWITCHING Switched Network Circuit-Switched Network Datagram Networks
Chapter 3 Part 3 Switching and Bridging
Network Components.
Routing and Switching Essentials v6.0
Packet Switch Architectures
Chapter 16 Connecting LANs, Backbone Networks, and Virtual LANs
Basic Mechanisms How Bits Move.
Chapter 3 Part 3 Switching and Bridging
Chapter 15. Connecting Devices
Networking and Network Protocols (Part2)
Reference Router on NetFPGA 1G
Packet Switch Architectures
Presentation transcript:

KM3Net Project 1

Broadcast Source code The customized SW for KM3net demonstrator is already in the repository. There is a Manual to start playing with it easily. Scripts to compile the code and configure the switch. Waiting for feedback from KM3net community 2

Pause Frame. We are working in the pause frame right now.  The TX is ready (Level 1 switch).  The Rx is specified (Broadcast switch). Here is where we are. 3

Pause Frame Who triggers the Tx Pause Frame?  The Tx PF is sent by the WR Level 1. The Tx Pause frame follows this path: Level 1->Level 2->Broadcast->DOM 4

Pause Frame About Peter questions:  Why are we using the endpoint Rx buffers?  There is not a higher level queues? The usual packet path is EndpointX->SWCore->EndpointY. What does the SwCore include?  A big multiport memory. Here all packets, which have an outport port assigned, wait.  It is shared by all the ports.  The real bottleneck is in the RxBuffer of the endpoints.  At the RxBuffer, the packets which wait for an output port allocation wait. 5

Pause Frame Tx Pause Frame  Coming out from the wr0 port of the Level 1 switch. We use as Dst Addr the “unique physical address associated” with the DOM. According to the standard. 6

Pause Frame How have we tested the Tx Pause frame?  The jumbo frames do not trigger the Tx PF. Nevertheless, they are transmitted correctly.  The high load between two ports does not trigger the Tx PF (900Mbps).  Reducing the size of Rx Buffer just for test triggers the Tx PF. The Tx PF follows this path: » Level 1->Level 2->Broadcast->DOM Next tests: increase the number of chatty ports in a switch. 7

Pause Frame Rx Pause Frame (broadcast switch):  We have interchanged some mails with Peter about this issue.  Conclusions: The reception of a pause frame from the DOM side will halt the whole broadcast link for a quanta. There must be a list of faulty DOMs at the broadcast switch. If a DOM requests too many PFs its petitions should be ignored. 8

Pause Frame Rx Pause frame:  So far we manage to reach the standard PF. Customization and tests for KM3Net switches are in process.  e.g. ping halt between one PC (.10) and one SPEC (.20). Little cheat in the quanta (65535 ~ 4,23 sec). 9

General Questions. The size of the endpoint Rx buffers has been increased until 27KB (3 Jumbo frames). The PF quanta is up to (~ ms). Custom values are configured through WB registers:  TX occupation trigger.  Tx quanta.  Time to refresh the faulty DOM Table. (Rx) 10

Customization of WR Switch KM3Net topology requires:  Gateware/Firmware modifications: Broadcast implementation (TX to DOMs)  Done and waiting for feedback from the KM3net community. Pause frame protocol  Tx done and RX in progress.  KM3Net demonstrator  3 network levels: o 2 SPECs as DOMs o 3 WR switches as ShoreStation network Done and available in KM3Net repository 11

(+34) (+34) C/Baza, parcela 19 Nave 3 \ P.I. Juncaril \ – PELIGROS – GRANADA - SPAIN QUESTIONS ? 12

Onshore Station: Broadcast 13 Step 1: Network Topology 13 Step 2: Broadcast implementation T 4, Ph MM T1T1 T1T1 Step 3: Transparent clock implementation (if req. are not met) RT 1 Ph MM,T 4 RT 2

OTHERS FUTURE DEVELOPMENTS Enjoyneering 14

Others future developments Integration of WR switch in the DU:  WR switch Component modification: Commercial to Industrial components  Switch cooling system: Active (by fan) to Passive cooling system WR switch with 20 port:  Hardware modifications: Needs to be studied.  FW/SW modifications. 10GB Ethernet in WR switch  FW/SW modifications. 15