May 16, 20002 USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.

Slides:



Advertisements
Similar presentations
Conducted Immunity IEC
Advertisements

Practical techniques and tips for probing and de-embedding.
May 8, High Speed Electrical Testing Jim Choate Intel Corporation.
4/1/2017 Cable Testing using TDR and TDT methods Presented by Christopher Skach Tektronix Dima Smolyansky TDA Systems.
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
May 17, Electrical Detail Marq Kole Royal Philips Electronics Jon Lueker Intel Corporation.
CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
Technician Licensing Class Supplement T4, Questions Only Amateur Radio Practices 2 Exam Questions, 2 Groups.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
May 16, USB 2.0 Compliance And Tools Kosta Koeman Software Engineer Intel Architecture Labs Intel.
May 9, 2001.

555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
This lesson covers the following outcomes Unit 54 P1, P7, P8 Unit 6 P10, P11.
SAM7 Hardware Considerations Frederic BOYER AT91 Support Group. Version 1.0 October 2006.
May 16, Data Transfer & Framework John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation.
ELK 06/21/00 Desktop Interface EngineeringATA/100 Eric Kvamme Quantum Corporation Manager, Desktop Interface Engineering (408)
Time-domain Reflectometry (TDR) Measurements
Agilent Technologies N5416A Automated USB 2
1 Lab Equipment. 2 TopicSlides DC Power Supply3-4 Digital Multimeter5-8 Function Generator9-12 Scope – basic controls13-20 Scope – cursors21-24 Scope.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Diamond D10 Test Platform
ECE 4006 Senior Design Project Talal Mohamed Jafaar Ibrahima Bela Sow Mohammad Faisal Zaman Bringing Gigabit Ethernet to the Masses Supervisor: Dr. Martin.
Logic Families Introduction.
POWER SUPPILES LECTURE 20.
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
Oscilloscope Tutorial
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Khaled A. Al-Utaibi  8086 Pinout & Pin Functions  Minimum & Maximum Mode Operations  Microcomputer System Design  Minimum Mode.
1 High-Speed Digital Test & Measurement Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
October 11, Platform Design Considerations Jim Choate Intel Corporation.
Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 41 – Input/Output Ports.
May 17, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Steve McGowan - Intel Corporation Clarence.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
What is USB? Prototyping Unit.
October 10, USB 2.0 Hub Testing Dan Froelich Intel.
Experiment 12 Non-Inverting Amplifier. Experimental Procedure Clarification in Step 3 (Modeling) – To perform the DC Sweep in the sinusoidal voltage source.
Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.
Serial Attached SCSI Small Computer Serial Interconnect (SCSI) just got a whole lot smaller, faster & more versatile. Performance – Gen 1 at 300MBytes/sec.
Arctic RS-485 / RS-422. RS- 485 Also known as RS-485 Half Duplex, RS wire same pair is used to transmit and receive data only one device can transmit.
ECE 371 – UNIT 20 Universal Serial Bus (USB). References 1. Universal Serial Bus Specification, Revision 2.0. This specification is available on the World.
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
May 8, USB 2.0 Electrical Overview Jon Lueker Intel Corporation.
Basic (VHF) Radio Communications
Electronic Circuits Laboratory EE462G Lab #3
BR 6/001 Universal Serial Bus Universal Serial Bus is a new synchronous serial protocol for low to medium speed data transmission Full speed signaling.
May 8, USB High Speed Compliance Program Overview Dan Froelich Intel Corporation.
© H. Heck 2008Section 2.61 Module 2:Transmission Line Basics Topic 6:Measurement Equipment OGI EE564 Howard Heck.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
May 8, USB 2.0 Hub Repeater Jon Lueker Intel Corporation.
May 17, At Speed Production Testing of USB Mb/s Transceivers Dave Thompson Lucent Technologies.
May 16, USB 2.0 Signal Protocols Jon Lueker Intel Corporation.
The Probe: Measurement Accuracy Begins at the Tip  Attenuation –The ratio of the probe’s input signal amplitude to the output signal amplitude..  Bandwidth.
12006 MAPLD International ConferenceSpaceWire 101 Seminar SpaceWire Physical Layer Issues 2006 MAPLD International Conference Washington, D.C. September.
NVNA Applications Loren Betts Component Test Division.
May 8, USB 2.0 Signal Protocols Jon Lueker Intel Corporation.
Lab instruments ELCT 201 Digital Multimeter Voltage Tester
The Interconnect Modeling Company™ High-Speed Interconnect Measurements and Modeling Dima Smolyansky TDA Systems, Inc.
October 10, USB 2.0 Compliance Program Overview Dan Froelich Intel.
1/8/ L16 Timing & Concurrency III Copyright Joanne DeGroat, ECE, OSU1 Timing & Concurrency III Delay Model foundations for simulation and.
What is USB? Circuit Design Unit. What is USB? USB stands for ‘Universal Serial Bus’ and is the next step in creating a computer interface that really.
BASIC INSTRUMENTS - oscilloscopes
8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
Status and Plans for Xilinx Development
Presents. C IRCUIT M ASTER 4000M Mixed Signal Circuit Analyser.
(5) DMM & Oscilloscope.
USB Universal Serial Bus
ELECTRONICS II 3rd SEMESTER ELECTRICAL
THROTTLE POSITION (TP) SENSORS
Presentation transcript:

May 16, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation

May 16, Link Integrity Strategy w Define necessary and sufficient set of specifications for cables, upstream-facing ports, and downstream-facing ports w Define reproducible tests which allow testing of each element in isolation w Define required test modes which allow tests to be performed with standardized equipment and techniques

May 16, Specifications for a High-Speed Transmitter w Source impedance w Clock frequency w DC Levels into reference load w Transmit eye pattern into reference load – At pins of transceiver (guideline) – At USB receptacle (if no captive cable) – At end of cable (if cable is captive) w Minimum allowable rise/fall time

May 16, Specifications for a High-Speed Receiver w DC termination voltage and resistance w Squelch threshold level w Disconnect threshold level w TDR (AC loading) limits w Worst case eye patterns which must be recoverable – At pins of transceiver (guideline) – At USB receptacle (if no captive cable) – At end of cable (if cable is captive)

May 16, Specifications for USB Cable w Maximum length and delay per meter (delay spec added in USB 1.1 ECN) w Differential and common mode impedance (common mode spec added in ECN) w Skew (tightened to 100 ps from 400 ps in ECN) w Maximum allowable loss (added 200MHz and 400MHz points in ECN) USB 1.1 cable specification was updated in November, 1999, to guarantee specs which were being met typically

May 16, Test Modes w High-speed capable devices/hubs must support test modes w Test modes enable repeatable testing w SetFeature(TEST_MODE) and SetPortFeature(PORT_TEST) requests provide standard means of entering mode w Exit action is also standardized – Upstream facing port – power cycle – Downstream facing port – hub reset

May 16, Test Mode Test_SE0_NAK w Port enters and remains in the high-speed idle state w Regular actions, such as suspending, are inhibited w Upstream-facing ports must respond to any IN token packet with a NAK handshake (if CRC is correct) Allows Testing of Output Impedance (AC and DC), Termination Voltage, and Receiver Sensitivity

May 16, Test Modes Test_J and Test_K w Port enters and remains in the high-speed J or K state w Regular actions, such as suspending, are inhibited Allows Testing of Output Voltage and Output Impedance When Each Output Is High or Low

May 16, Test Mode Test_Packet w Port repetitively transmits defined test packet w Packet is designed to contain the full range of pattern frequencies and duty factors Allows Testing of Output Eye Patterns, Jitter, Waveform Parameters, and Frequency

May 16, Test Mode Test_Force_Enable w Applies only to downstream–facing hub ports w Required behaviors apply even if no device is attached w Port must be enabled in high-speed mode w Downstream packets must be repeated to the port Allows Testing of Disconnect Threshold

May 16, Example: Testing a Self-Powered Device w Testing Input Impedance and Termination Voltage w Testing Output Levels w Testing Transmit Waveforms w Testing Receiver Sensitivity w Testing Squelch Threshold

May 16, Example: Testing Input Impedance and Termination Voltage 1.Attach DUT to USB 2.0 host controller 2.Reset the device and then issue request to place device in Test_SE0_NAK mode 3.Unplug cable from device and replace it with test cable/fixture 4.Measure DC output voltage on each line 5.Measure DC resistance on each line 6.Perform differential TDR test on outputs

May 16, Example: Testing Output Levels 1.Attach DUT to USB 2.0 host controller 2.Reset the device and then issue request to place device in Test_J mode 3.Unplug cable from device and replace it with test cable/fixture 4.Measure output voltages into 45 Ohm loads to ground 5.Repeat using Test_K

May 16, Eye Pattern Test Fixture Transmitter Test Attenuation:Voltage at Scope Inputs = * Voltage at Transmitter Outputs Receiver Test Attenuation:Voltage at Receiver Inputs = * Voltage at Data Generator Outputs Transmitter/Receiver Test Fixture Vbus D+ D- Gnd Gnd 15.8 Ohms + To 50 Ohm Inputs of a High Speed Differential Oscilloscope, or 50 Ohm Outputs of a High Speed Differential Data Generator - 50 Ohm Coax USB Connector Nearest Device Under Test Test Supply Voltage 15.8 Ohms 143 Ohms 50 Ohm Coax

May 16, Example: Testing Transmit Waveforms 1.Attach DUT to USB 2.0 host controller 2.Reset the device and then issue request to place device in Test_Packet mode 3.Unplug cable from device and replace it with high-frequency test cable/fixture 4.Measure rise/fall time 5.Capture single, complete occurrence of test packet on a transient capture instrument 6.Perform eye pattern analysis on waveform record

May 16, Example: Testing Receiver Sensitivity and Squelch Threshold 1.Attach DUT to USB 2.0 host controller 2.Reset the device and then issue request to place device in Test_SE0_NAK mode 3.Unplug cable from device and replace it with test cable/fixture 4.Using data generator, apply IN token packet while varying amplitude, frequency, and injected jitter 5.Using a differential high-impedance probe, monitor the cable to see under which conditions device responds with NAK handshake