Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)

Slides:



Advertisements
Similar presentations
A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.
Advertisements

Charge Pump PLL.
COMMUNICATION SYSTEM EEEB453 Chapter 3 (III) ANGLE MODULATION
FREQUENCY SHIFT KEYING
Principles of Electronic Communication Systems
1 Helsinki University of Technology,Communications Laboratory, Timo O. Korhonen Data Communication, Lecture5 Some Analog Systems.
Quiz: Lead/Lag Network Determine the transfer function V O (s)/V D (s) for the lead-lag network shown: VDVD VOVO 200  5000  2000  100 .01 uf VCO PD.
EE241 Term Project - Spring 2004 Ultra low power PLL design and noise analysis EE241 Prof. Borivoje Nikolic Peter Chen, Mingcui Zhou.
Lecture 8: Clock Distribution, PLL & DLL
Lecture 7 AM and FM Signal Demodulation
 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
Phase Lock Loop EE174 – SJSU Tan Nguyen.
Phase Locked Loop Design Matt Knoll Engineering 315.
Chapter 3 – Angle Modulation
Punjab EDUSAT Society (PES) Contact info: Phone: Oct,
Principles of Electronic Communication Systems
Chapter 6 FM Circuits.
FM MODULATION AND DEMODULATION. A NGLE M ODULATION To generate angle modulation, the amplitude of the modulated carrier is held constant and either the.
Phase Locked Loops Continued
Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai
Clock Generation Module MTT CLOCK GENERATION MODULE (CGM)
GUIDED BY: Prof. DEBASIS BEHERA
Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.
Phase Locked Loop Design Presentation ECE 442 Lab April 27, 2010 Ari Mahpour.
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
Phase Locked Loop Design KyoungTae Kang, Kyusun Choi Electrical Engineering Computer Science and Engineering CSE598A/EE597G Spring 2006.
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
1 Chelmsford Amateur Radio Society Advanced Licence Course Murray Niman G6JYB Slide Set 6: v1.01, 1-Oct-2004 (4) Transmitters - Principles & Synthesisers.
1. 2 LOOP DYNAMICS To keep track of deviations from the free-running frequency,
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD An Educational Electronic Prototype System for Phase-Locked Loop Based Circuits Eltimir Stoimenov.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
Generation of FM Two methods of FM generation: A. Direct method:
CHAPTER 15 Special ICs. Objectives Describe and Analyze: Common Mode vs. Differential Instrumentation Amps Optoisolators VCOs & PLLs Other Special ICs.
Design of Front-End Low-Noise and Radiation Tolerant Readout Systems José Pedro Cardoso.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
McGraw-Hill © 2008 The McGraw-Hill Companies, Inc. All rights reserved. Principles of Electronic Communication Systems FM Circuits.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts Advisor Professor : Dr.Sadr & Dr.Tayarani Students: Majid.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering A CMOS Phase Locked Loop Authors: Dan Booth Jared Hay Pat Keller.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Oct 13, 2005CS477: Analog and Digital Communications1 PLL and Noise in Analog Systems Analog and Digital Communications Autumn
111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.
AM RECEPTION Introduction
Phase Locked Loops VCO Ref LO PFD fLO=fref*N/M
Lecture 17 Op Amp Filters Low Pass and High Pass
CommunicationElectronics Principles & Applications Chapter 5 Frequency Modulation Circuits.
SIGNAL GENERATORS.
Clock Networks and PLLs in Altera’s Stratix III Devices VLSI Systems I Fall 2007 Hamid Abbaalizadeh.
Crystal Oscillator Circuit and Its Working
S Transmission Methods in Telecommunication Systems (4 cr) Carrier Wave Modulation Systems.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Principles of Electronic Communication Systems. Chapter 6 FM Circuits.
Demodulation/ Detection Chapter 4
Chapter 13 Linear-Digital ICs
EE 597G/CSE 578A Final Project
Low Jitter PLL clock frequency multiplier
DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES
Chapter 4 Bandpass Circuits Limiters
Microwave Synthesisers
Phase-Locked Loop Design
VLSI Project Presentation
Transmitters Advanced Course requires a detailed knowledge of Transmitters and Receivers This session covers Transmitter Block Diagrams, Oscillators and.
Lecture 22: PLLs and DLLs.
Presentation transcript:

Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)

What is it? PLL = Phase Lock Loop 1. A circuit which synchronizes an adjustable oscillator with another oscillator by the comparison of phase between the two signals. 2. An electronic circuit that synchronizes itself to an external reference signal.

What is it for? To generate High Frequency Clock in Microprocessor. In Mobile Communication to generate Carrier Frequency. Can you think of any other Application? Actually there are many.

What does Industry say? ST Microelectronics has vacancies for “PLL Designers”. Texas Instruments (TI) want to recruit “PLL designers”. A lot more Opportunities…….. Why it is so challenging?

Basic Block Diagram

1.Voltage Controlled Oscillator (VCO) What it does? Requirements:  High Frequency Operation  Good Programmability Range  Less sensitive to environment Basic Model: Fout = K * Vin Different Oscillators in literature. How to Select? A simple Example: Ring Oscillator Common Challenges:  Programmability Range ( Giga-Hertz Order)  Maximum Noise limit

2. Divider What it Does? Requirements:  Should work on High Frequency( Giga Hertz Order)  Should be less power Consuming Challenges:  Power Consumption (Power is proprotional to frequency)  Switching Speed.

3. Phase-Frequency Detector (PFD) What it does? Requirement:  High Sensitivity  Moderate Frequency Operation Challenges:  Linearity of PFD  Gain of PFD

4. Loop Filter Functionality Low pass filter Filters out noise of PLL loop

Control Model of PLL

Some definitions: Order of PLL – Highest degree of polynomial of characteristics equation (1+ G(s)H(s)) Type of PLL – No of poles of loop Transfer function (G(s)H(s)) locate at origin

Food for Thought What will be the resolution in terms of frequency of PLL? How will you increase it? What changes you need to do to achieve above goal? What will be specifications of PLL? What is the performance metric of VCO?  For Microprocessor?  For Transmitter/Receiver IC?