K0k0 v m (s)f out (s) f0f0 + + A VCO has a free-running frequency of 120 Mhz and sensitivity (gain) of 20 kHz/v. Assume linear operation over an input.

Slides:



Advertisements
Similar presentations
FM Demodulation v out kdkd fdfd f in Frequency Discriminator f d, k d v out f in.
Advertisements

COMMUNICATION SYSTEM EEEB453 Chapter 3 (III) ANGLE MODULATION
FREQUENCY SHIFT KEYING
Digital PM Demodulator for Brazilian Data Collecting System José Marcelo L. Duarte – UFRN – Natal, Brazil Francisco Mota das Chagas – UFRN – Natal, Brazil.
T S R Q R Q = (R(ST) | ) | = (R(SQ) | ) | T S R Q CEC 220 Revisited.
 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
Wireless data and power Brian McKinney Michael Vincent.
Phase Lock Loop EE174 – SJSU Tan Nguyen.
Phase Locked Loop Design Matt Knoll Engineering 315.
ECE 4371, Fall, 2014 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
Angle Modulation: Phase Modulation or Frequency Modulation Basic Form of FM signal: Constant Amplitude Information is contained in  (t) Define Phase.
Principles of Electronic Communication Systems
Chapter 6 FM Circuits.
FM MODULATION AND DEMODULATION. A NGLE M ODULATION To generate angle modulation, the amplitude of the modulated carrier is held constant and either the.
Frequency Stability  f 0 /f 0 Usually Specified in ppm over a given environmental range. Temperature Altitude (pressure) Age Broadcast FM requires +/-20.
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
Switching DC Power Supplies
Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)
EE 350 / ECE 490 ANALOG COMMUNICATION SYSTEMS 2/23/2010 R. Munden - Fairfield University 1.
2-1 Relations and Functions
1. 2 LOOP DYNAMICS To keep track of deviations from the free-running frequency,
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Chapter 13 Linear-Digital ICs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.
Modulasi Sudut (2) Levy Olivia MT.
Chapter 10. Phase-Locked Loops
Lab Group L2Bx EECE 380 – Electrical Engineering Design Studio (Spring 2014) 1 Spectrum Analyzer Michael Halpenny-Mason, Presenter 2, Presenter 3, Presenter.
McGraw-Hill © 2008 The McGraw-Hill Companies, Inc. All rights reserved. Principles of Electronic Communication Systems FM Circuits.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
1 HD EIE M -108MHz Phase Lock Loop FREQUENCY SYNTHSIZER WONG TANG PAAI DILLIAN D WONG WAI TING KENNETH D.
By Sewvanda Hewa Thumbellage Don, Meshegna Shumye, Owen Paxton, Mackenzie Cook, Jonathon Lee, Mohamed Khelifi, Rami Albustami, Samantha Trifoli 1.
CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering A CMOS Phase Locked Loop Authors: Dan Booth Jared Hay Pat Keller.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Oct 13, 2005CS477: Analog and Digital Communications1 PLL and Noise in Analog Systems Analog and Digital Communications Autumn
111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.
EE104: Lecture 23 Outline Announcements Review of Last Lecture
Since we are free to choose the VCO characteristics, we can use the fact that, for a simple lag compensator: For the simple RC lag compensator k A = 1.
EQUIPMENT. Radio Transceiver (and Amplifier) Transceiver Block Diagram.
11. FM Receiver Circuits. FM Reception RF Amplifiers Limiters
Lecture 17,18: Phase Modulations Aliazam Abbasfar.
Phase Lock Loop EE174 – SJSU Tan Nguyen.
S Transmission Methods in Telecommunication Systems (4 cr) Carrier Wave Modulation Systems.
For more course tutorials visit ECET 310 Entire Course (Devry) For more course tutorials visit ECET 310 Week 1 Homework.
FOR MORE CLASSES VISIT  ECET 310 Week 1 Homework 1_1  ECET 310 Week 1 Homework 1_2  ECET 310 Week 2 Assignment Homework 2_1.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Electronic Devices and Circuit Theory
1 Angle Demodulator using AM FM demodulators first generate an AM signal and then use an AM demodulator to recover the message signal.  To transform the.
Chapter 6 Tutorial 6.
Block Diagram of FM Receiver. FM Receivers FM receivers, like AM receivers, utilize the superheterodyne principle, but they operate at much higher frequencies.
Principles of Electronic Communication Systems. Chapter 6 FM Circuits.
ECET 310 Entire Course For more classes visit ECET 310 Week 1 Homework 1_1 ECET 310 Week 1 Homework 1_2 ECET 310 Week 2 Assignment.
Demodulation/ Detection Chapter 4
The open loop gain of this op-amp is 105 and the bandwidth is 10 Hz
Chapter 13 Linear-Digital ICs
Capacitance, Phase, and Frequency
Switching DC Power Supplies
PART 3:GENERATION AND DETECTION OF ANGLE MODULATION
ECET 310 Competitive Success/snaptutorial.com
ECET 310 Education for Service-- snaptutorial.com.
ECET 310 Teaching Effectively-- snaptutorial.com.
Chapter 4 Bandpass Circuits Limiters
High Performance IF and Transverter Design
Phase-Locked Loop Design
SNS COLLEGE OF TECHNOLOGY
Electrical Communications Systems ECE Spring 2019
ECE 4371, Fall, 2017 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
Presentation transcript:

k0k0 v m (s)f out (s) f0f0 + + A VCO has a free-running frequency of 120 Mhz and sensitivity (gain) of 20 kHz/v. Assume linear operation over an input range of +/- 5 volts. a. Draw plot of the VCO operating characteristic. b. The input is v i (t) = 2.5 cos(w m t), where w m = 10 4 r/s. What is the output v o (t) = ? c. What is the modulation index for part b? d. Indicate the operating region on your plot from part a. e. Draw a block diagram for the device suitable for use in system analysis.

A frequency discriminator has a crossover frequency of 80 Mhz and sensitivity (gain) of 5.0 v/Mhz. a. Draw plot of the discriminator operating characteristic. b. The input is v i (t) = 2.5 cos(w m t), where w m = 0.5 x 10 9 r/s. What is v o (t) = ? c. Indicate the operating region on your plot from part a. (You choose, > +/- 2.1 v) d. Draw a block diagram for the device suitable for use in system analysis. kdkd fdfd f in (s) v out (s) _ +

Phase Locked Loops VCO Input Loop Filter + _ + + kk Phase Detector VCO k   : v/rad k v : rad/s/v + _ -

Phase ErrorFrequency Error + _ + - F(s) is forward gain from input to point of interest. Simple example: uncompensated loop H(s) = 5 = k A k  = 0.1 v/rad k o = 60  x 10 3 rad/s/v  I = -10 khz = -20,000  rad/s Frequency Error: F(s) = 1 Steady State Response = 0 Surprise! Phase Error: F(s) = 1/s VCO Voltage: F(s) = 0.5/s

Dynamic response: Hold in Range: Phase error For step change in input frequency    X(s) =   /s Frequency Error: F(s) = 1 Phase Error: F(s) = 1/s

FM Application + _ + - V out (s)

FSK Application f FR = 3.5 khz f MARK = 2 kHz f SPACE = 4 kHz BR = 1333 Bit/s t BIT = 0.75 ms