May 9, 20012 USB 2.0 High Bandwidth Peripheral Design Challenges Robert Shaw Cypress Semiconductor Robert Shaw Cypress Semiconductor

Slides:



Advertisements
Similar presentations
I/O InterfaceCS510 Computer ArchitecturesLecture Lecture 17 I/O Interfaces and I/O Busses.
Advertisements

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Interfacing mixed signal peripherals by protocols of packet type Emil Gueorguiev Saramov Angel Nikolaev Popov Computer Systems Department, Technical University.
FX to FX2: A Comparison. Agenda Block diagram Evolution Hardware Firmware Wrap-up.
Programmable Interval Timer
Protocol Layer Bottom-up view of the USB protocol Bottom-up view of the USB protocol –Byte/Bit Ordering –SYNC Field –Packet Field Formats PID Field PID.
Universal Serial Bus Grant Heileman. The History of USB In 1994 a collaborative effort to design a standard for peripheral devices was made between Compaq,
ITEC 352 Lecture 33 USB (2). Review Intro to USB –History –Rationale –Competitors –Serial versus parallel –Topology.
Interfacing Processors and Peripherals Andreas Klappenecker CPSC321 Computer Architecture.
Chapter 7 Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats.
Chapter 8: Part II Storage, Network and Other Peripherals.
Anush Rengarajan Feng Zheng Thomas Madaelil
USB 2.0 INTRODUCTION NTUT CSIE 學 生:許家豪 指導教授:柯開維教授.
Input/Output and Communication
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
Introduction to USB. 2 Agenda Introduction to USB LPC23xx Block diagram MCB2300 demo.
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
18 - Winter 2003 EE EE 766 Computer Interfacing and Protocols 1 USB (Universal Serial Bus) Need for “Plug and Play” capability for PC peripherals outside.
INPUT-OUTPUT ORGANIZATION
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
October 10, USB 2.0 Hub Testing Dan Froelich Intel.
CENG334 Introduction to Operating Systems Erol Sahin Dept of Computer Eng. Middle East Technical University Ankara, TURKEY URL:
USB host for web camera connection
Advanced Computers and Communications (ACC) Faculty Advisors: Dr. Charles Liu Dr. Helen Boussalis 10/25/20121NASA Grant URC NCC NNX08BA44A Student Assistants:
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Introduction to USB © 2010 Renesas Electronics America Inc. All rights reserved.
USB Link Layer Protocol
ECE 371 – UNIT 20 Universal Serial Bus (USB). References 1. Universal Serial Bus Specification, Revision 2.0. This specification is available on the World.
October 10, USB 2.0 Peripheral Design Options Dave Podsiadlo Product Marketing Manager Cypress Semiconductor Single-Chip, Internal.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Microprocessor-based Systems
BR 6/001 Universal Serial Bus Universal Serial Bus is a new synchronous serial protocol for low to medium speed data transmission Full speed signaling.
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
IWORID P.Randaccio Medipix2 Parallel Readout System 4-th IWORID Amsterdam 8 – 12 September 2002 V. Fanti, R. Marzeddu, P. Randaccio Dipartamento.
I/O Computer Organization II 1 Introduction I/O devices can be characterized by – Behavior: input, output, storage – Partner: human or machine – Data rate:
Lecture 35: Chapter 6 Today’s topic –I/O Overview 1.
7-1 Lecture 7 Agenda Isochronous Transfers Using HID with Visual BASIC Resources Demo USB Diagnostic Tools USBCheck HIDCheck USB 2.0.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Input-Output Organization
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
Five Components of Computers Input Output Memory Control Datapath Processor.
PART 7 CPU Externals CHAPTER 7: INPUT/OUTPUT 1. Input/Output Problems Wide variety of peripherals – Delivering different amounts of data – At different.
1 COMPUTER ARCHITECTURE (for Erasmus students) Assoc.Prof. Stasys Maciulevičius Computer Dept.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Lecture Overview Shift Register Buffering Direct Memory Access.
1394 H/W and OHCI Gi-Hoon Jung. 2002/01/162 Agenda Overview of the VITANA board OHCILynx PCI-based Host Controller Overview of the OHCI Spec.
Review ATA - IDE Project name : ATA – IDE Training Engineer : Minh Nguyen.
Chapter 7 Input/Output and Storage Systems. 2 Chapter 7 Objectives Understand how I/O systems work, including I/O methods and architectures. Become familiar.
DIRECT MEMORY ACCESS and Computer Buses
Direct memory access Direct memory access (DMA) is a process in which an external device takes over the control of system bus from the CPU. DMA is for.
USB The topics covered, in order, are USB background
USB PHYISICAL LAYER PROTOCOL ENGINE LAYER APPLICATION LAYER
Input/Output and Communication
Advanced Technology Attachment
Operating Systems (CS 340 D)
Overview Peripheral Devices Input-Output Interface
Virtual Memory Main memory can act as a cache for the secondary storage (disk) Advantages: illusion of having more physical memory program relocation protection.
Universal Serial Bus Specification 1.0
USB- Universal Serial Bus
USB-Microcontroller C540U Family
Introduction I/O devices can be characterized by I/O bus connections
Chapter 5: Computer Systems Organization
I/O BUSES.
NS Training Hardware.
Presentation transcript:

May 9, USB 2.0 High Bandwidth Peripheral Design Challenges Robert Shaw Cypress Semiconductor Robert Shaw Cypress Semiconductor

May 9, USB 2.0 in a Nutshell w Runs 40X faster than USB 1.1 – Low speed: 1.5Mb/s – Full speed: 12Mb/s – High speed: 480Mb/s w Fully supports existing USB devices – Forward compatible—plug existing 1.1 devices into new 2.0 hosts – Backward compatible—plug new 2.0 devices into existing 1.1 hosts w Uses the same cables as USB 1.1 w Runs 40X faster than USB 1.1 – Low speed: 1.5Mb/s – Full speed: 12Mb/s – High speed: 480Mb/s w Fully supports existing USB devices – Forward compatible—plug existing 1.1 devices into new 2.0 hosts – Backward compatible—plug new 2.0 devices into existing 1.1 hosts w Uses the same cables as USB 1.1

May 9, S O F S O F USB 2.0 Bandwidth S O F S O F S O F S O F S O F S O F S O F usec 1 msec S O F S O F S O F S O F ISO INT ISO INT BULK 512 CTL

May 9, Packet Sizes Control Bulk Interrupt Isochronous Control Bulk Interrupt Isochronous 8, 16, 32, 64 1– , 16, 32, 64 1– USB 1.1 USB 2.0 Transfer Type Packet Size

May 9, w w USB 2.0 – 13 Bulk packets per microframe max – 13 * 512 * 8 * 1000 = 53 MB/s w w USB 2.0 – 13 Bulk packets per microframe max – 13 * 512 * 8 * 1000 = 53 MB/s Bandwidth Example w ATA Hard Drive 7200 RPM, 2Mbyte Internal Buffer – Transfer rate, Interface: up to 100MB/s – Transfer rate, Media: up to 57 MB/s – Typical system transfer rates 39 MB/s w ATA Hard Drive 7200 RPM, 2Mbyte Internal Buffer – Transfer rate, Interface: up to 100MB/s – Transfer rate, Media: up to 57 MB/s – Typical system transfer rates 39 MB/s

May 9, USB Host Buffer Head 57 Disk Drive USB 2.0 Controller USB –53 IF 39 Sustained * Bandwidth Analysis *1.5GHz P4 Host,7200 ATA 100 Drive USB Hard Drive

May 9, Bandwidth Conclusions w Both sides, USB and Interface, must support high bandwidth w USB – Large endpoint buffers – At least double buffering w Interface – Internal processor should not touch 480 Mbit/sec data. Use the CPU for USB housekeeping & I/O u Optimize the data channel using specialized logic – Fast data transfers require fast control logic u Interface logic should be programmable u ATA, EPP, etc. w Both sides, USB and Interface, must support high bandwidth w USB – Large endpoint buffers – At least double buffering w Interface – Internal processor should not touch 480 Mbit/sec data. Use the CPU for USB housekeeping & I/O u Optimize the data channel using specialized logic – Fast data transfers require fast control logic u Interface logic should be programmable u ATA, EPP, etc.

May 9, Low level protocol CRC, PID encode- decode, chirp Deliver WORDS Token Processor EP0, Ping, ACK/NAK/ STALL/ NYET "Chapter 9" Outside Interface High speed logic clock extraction serialize/ deserialize bit stuff NRZI SYNC, EOP 16 Endpoints Endpoint FIFOS & control logic 16 CPU 48 MHz 8051 Program & Data RAM Program & Data RAM Download Code Data Channel GPIF Single-Chip Solution FX2

May 9, USB BW: Endpoint Buffers

May 9, EndpointFIFOSEndpointFIFOSMicroprocessorMicroprocessor USB Outside World Outside World (a) Low to Medium Speed Data Transfer Speed Evolution

May 9, Data Transfer Speed Evolution EndpointFIFOSEndpointFIFOSInterfaceFIFOInterfaceFIFO DMADMAUSBUSBOutsideWorldOutsideWorld (b) Faster MicroprocessorMicroprocessor RAM/FIFORAM/FIFO

May 9, Data Transfer Speed Evolution (c) Fastest EndpointFIFOSEndpointFIFOS USB Outside World Outside WorldMicroprocessorMicroprocessorRAM/FIFORAM/FIFO

May 9, Quantum FIFO 256 x x x x x x16 256x16256x16 USB 256 x x16 I/O 256x16256x16 256x16256x16 256x16256x16 1 clock

May 9, Quantum FIFO 256 x x x x16 256x16256x16 USB 256 x x16 I/O 256x16256x16 256x16256x16 256x16256x16 256x16256x16

May 9, GPIF Control Structure State Machine 6 Outputs 6 Inputs RDY Waveform Descriptor 28 bytes define up to 7 programmable intervals 00 CTL RDY(FLG) RDY(CPU) 8051 Register addr 9 Outputs EPnFLGSEL EP2 EF FF PF EP4 EP6 EP8 Transaction Count= 64K

May 9, GPIF: UDMA Read Example (Data in) DMARQ DMACK STOP HDMARDY DSTROBE DATA DMARQ DMACK STOP HDMARDY DSTROBE DATA N1 N2 N3 N4 N5 N6 FLOW STATE CRC DATA 17ns D1 D2 D3 D4

May 9, Architectural Summary w Don’t let the CPU be a bottleneck – Use fast logic to do the transfers w Some type of DMA is essential – Even better--”Zero time” DMA transfers with programmable control signals w GPIF = General-Programmable Interface w Don’t let the CPU be a bottleneck – Use fast logic to do the transfers w Some type of DMA is essential – Even better--”Zero time” DMA transfers with programmable control signals w GPIF = General-Programmable Interface

May 9, Putting It All Together ATAPI Throughput Analysis 38MB/ssustained38MB/ssustained Mass Storage Device Mass Storage Device FX2 USB 2.0 Host 100MB/s 53MB/s ~17MB/s 96 MB/s Winbench 99 Disk Test

May 9, Host Data Transfer w Data transfers are divided into 64K Byte packets w Host sends packet read request – Command Block Wrapper (CBW) w Host sends 128 IN packet requests (Data reads) – 128 * 512 = 64 KBytes w Host requests status using IN request w Device provides termination status – Command Status Wrapper (CSW) w Data transfers are divided into 64K Byte packets w Host sends packet read request – Command Block Wrapper (CBW) w Host sends 128 IN packet requests (Data reads) – 128 * 512 = 64 KBytes w Host requests status using IN request w Device provides termination status – Command Status Wrapper (CSW)

May 9, K Block Read Analysis Activity Delay CBW Data CSW 43% 56% 4% 17% 79% (a) (b)

May 9, (a) Data Phase of Read 8.8us 11.6us Typ. No NAKS! No NAKS!

May 9, (B) Read Command, CSW 662uS

May 9, USB Disk Drive Summary w USB 2.0 is a significant improvement over 1.1 w Room for improvement – Increase number of packets per uFrame u Biggest improvement in data transfer stage Ô Now 5.5 BULK packets per microframe, Spec allows 13. – Reduce latencies u Improvement in CSW status phase w USB 2.0 and FX2 have the headroom when the host BW bottleneck is improved w USB 2.0 is a significant improvement over 1.1 w Room for improvement – Increase number of packets per uFrame u Biggest improvement in data transfer stage Ô Now 5.5 BULK packets per microframe, Spec allows 13. – Reduce latencies u Improvement in CSW status phase w USB 2.0 and FX2 have the headroom when the host BW bottleneck is improved

May 9, Conclusion w Bandwidth will improve – USB Controller programmability is important w New ATA modes are possible – Many ‘disk-like’ standards u Compact Flash, etc. – GPIF-performance and flexibility is required to support w Other non-disk interfaces must be supported – EPP, PCMCIA, UTOPIA, etc. – Device programmability and GPIF flexibility w Bandwidth will improve – USB Controller programmability is important w New ATA modes are possible – Many ‘disk-like’ standards u Compact Flash, etc. – GPIF-performance and flexibility is required to support w Other non-disk interfaces must be supported – EPP, PCMCIA, UTOPIA, etc. – Device programmability and GPIF flexibility