9/15/09 - L15 Decoders, Multiplexers Copyright 2009 - Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.

Slides:



Advertisements
Similar presentations
L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
Advertisements

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Encoders Three-state devices Multiplexers
Logic Circuits Design presented by Amr Al-Awamry
Princess Sumaya University
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Functions and Functional Blocks
L7 – Derivation of State Graphs and Tables – Moore Machines.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
System Digital Encoder, Decoder, and Contoh Penerapanya.
9/15/09 - L14 Functional BlocksCopyright Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions.
Combinational Logic Design
Code Converters, Multiplexers and Demultiplexers
CPEN Digital System Design
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.
ECE 331 – Digital System Design
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Binary additon & subtraction.
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Building Functions.
Combinational Logic Chapter 4.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Chapter 3 Decoder and Encoder Digital Logic Design III
CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.
Combinational Logic Design
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Combinational Circuit – Arithmetic Circuit
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Multiplexers and Demultiplexers, and Encoders and Decoders
9/15/09 - L4 Combinational Logic - Gates Copyright Joanne DeGroat, ECE, OSU1 Combinational Logic Circuits – Gates.
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.
9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.
COE 202: Digital Logic Design Combinational Circuits Part 3
Decoders, Encoders, Multiplexers
CS151 Introduction to Digital Design
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Chapter Four Combinational Logic 1. Discrete quantities of information are represented in digital systems by binary codes. A binary code of n bits is.
ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.
1 Fundamentals of Computer Science Combinational Circuits.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
Chapter 3: Combinational Functions and Circuits 3-5 to 3-7: Decoders
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
CS221: Digital Logic Design Combinational Circuits 3
Multiplexers and Demultiplexers,
Combinational Functions and Circuits
Combinational Circuit Design
Copyright Joanne DeGroat, ECE, OSU
Overview Introduction Logic Gates Flip Flops Registers Counters
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Incrementing and Decrementing
COE 202: Digital Logic Design Combinational Circuits Part 3
Multiplexers Anindya IE CSE.
Digital System Design Combinational Logic
Presentation transcript:

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU2 Class 15 – Decoders, Multiplexers  Decoders  Multiplexers  Material from section 3-7 and 3-9 of text

Decoder background  Given a n-bit binary number there are 2 n things it can represent or lines that can be activated  Activated can mean pulling the signal high (Active High) or pulling the signal low (Active Low) 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU3

Decoder definition  Decoding is the conversion of an n-bit input code to an m-bit output code with n ≤ m ≤ 2 n, such that each valid code work produces a unique output code.  Decoding in performed by a logic circuit called a decoder.  A decoder may have unused bit combinations on its inputs. For these no valid output occurs. 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU4

n-to-m-line decoders  Circuit has n inputs and m outputs and m ≤ 2 n  Start with n=1 and m=2  This a 1-to-2 Line decoder – exactly one of the output lines will be active. 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU5

n-to-m-line decoders  A decoder when n=2 and m=4  A 2-to-4 line decoder  Note that only one output is ever active 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU6

Can be seen to create structure  For the 2-to-4 line  Contains 2 2-to-1 line decoders and the additional logic. 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU7

Higher levels of structure  A 3-to-8 line decoder  Can be extended to even high levels 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU8

And on the other hand  Encoding – An encoder is a digital function that performs the inverse operation of a decoder. An encoder has 2 n (or fewer) inputs and n output lines that indicate which single bit of the input is active. 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU9

Octal to binary Encoder  Table 3-7 of text. 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU10

Selecting  The Multiplexer – a digital building block for selecting and routing signals  The select signal, S, routes input I 0 or I 1 to the output Y in this 2-to-1 multiplexer.  Y = S’ I 0 + S I 1 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU11

Multiplexing in general  You have 2 n input lines and a n-bit selection control input which routes that specific input to the output.  Have seen a 2-to-1 mux. – The circuit 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU12

Also common is the 4-to-1 mux  In the 2-to-1 mux there is a 1-to-2 decoder and then the 2 enabling and gates  In a 4-to-1 mux you have a 2-to-4 decoder to select which of the 4 inputs, I 0, I 1, I 2, I 3 is routed to the output Y.  4-to-1 mux 2 select inputs 4 data line inputs 1 output 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU13

Typical occurances  The size for typical use can be seen from the configurations that were available in SSI/MSI components.  Available 1-to-2, 2-to-4, 3-to-8, and 4-to-16 line decoders 2-to-1, 4-to-1, 8-to-1 multiplexers  Larger sizes, when needed could be implemented from the basic units. 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU14

Class 15 assignment  Covered sections 3-7 and 3-10  Problems for hand in none  Problems for practice , 37,44, 46, 48  Reading for next class: sections same 9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU15