By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

1 of 24 The new way for FPGA & ASIC development © GE-Research.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns.
My First Nios II for Altera DE2-115 Board 數位電路實驗 TA: 吳柏辰 Author: Trumen.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.
File Reading From USB-Flash-Disk (D0113) HSDS LAB Technion - Winter 2003 Supervisor: Dimitry Sokolik Performed by: Yoav Gershoni Shachar Faigenblat MidTerm.
NIOS II Ethernet Communication Final Presentation
DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Ethernet Bomber Stand-Alone / PCI-E controlled Ethernet Packet Generator Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Characterization.
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
Final Presentation Packet I/O Software Management Application PISMA® Supervisor: Mony Orbach D0317 One-Semester Project Liran Tzafri Michael Gartsbein.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
USB Mass-Storage Implementation on an Embedded System (D0113) Supervisor: Dimitry Sokolik Performed by: Yoav Gershoni Shachar Faigenblat Final Presentation.
Downloading to Altera Nios Development Kit CSCE 488 Witawas Srisa-an.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
USB 2.0 to SD-Card File Transfer
OS Implementation On SOPC Final Presentation
1 An Introduction to FPGA and SOPC Development Board SoC Design Flow and Tools Course Chih-Hao Tseng 2003/11/11.
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
USB host for web camera connection
Lab 2: Capturing and Displaying Digital Image
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
USB host for web camera connection
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
COMPUTER SYSTEM LABORATORY Lab10 - Sensor II. Lab 10 Experimental Goal Learn how to write programs on the PTK development board (STM32F207). 2013/11/19/
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
Project Goals 1.Get to know Quartus SoPC builder environment 2.Stream 2.Stream Video 3.Build 3.Build foundation for part B - Tracking system.
Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
ECE Department: University of Massachusetts, Amherst Using Altera CAD tools for NIOS Development.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
© 2004 Xilinx, Inc. All Rights Reserved EDK Overview.
1 Nios II Processor Architecture and Programming CEG 4131 Computer Architecture III Miodrag Bolic.
SOPC/NIOSII 設計與實作課程 © 2007 Terasic Corporation 1 Hello World 軟 / 硬體實作 硬體實作 軟體實作.
GBT Interface Card for a Linux Computer Carson Teale 1.
© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA.
IV. Implementation system by Hardware Fig.3 Experimental system.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
© 2010 Altera Corporation—Public Easily Build Designs Using Altera’s Video and Image Processing Framework 2010 Technology Roadshow.
NIOS II Ethernet Communication Final Presentation
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Performed by: Nadav Haklai Noam Rabinovici Instructor: Mike Sumszyk Spring Semester 2010 המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
NAND Flash Failure Behavior Sponsored By Micron Technology Inc.
Altera’s Excalibur Development System Tyson Hall School of Electrical and Computer Engineering Georgia Institute of Technology.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
Lab 2 Parallel processing using NIOS II processors
A Skeleton NIOS II Project for the DE1 board :
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Ethernet Bomber Ethernet Packet Generator for network analysis
USB host for web camera connection Characterization presentation Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk High Speed Digital.
Performed by:Elkin Aleksey and Savi Esacov Instructor: Idan Shmuel המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Teaching Digital Logic courses with Altera Technology
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Embedded Systems Design with Qsys and Altera Monitor Program
1 of 24 The new way for FPGA & ASIC development © GE-Research.
Lab 1: Using NIOS II processor for code execution on FPGA
My First Nios II for Altera DE2-115 Board
Serial Data Hub (Proj Dec13-13).
SOPC DE10-Lite Basic Computer Parallel port
Figure 17.2 It is important that the Advanced Import Options be set as shown here.
Low cost FPGA implimentation of tracking system from USB to VGA
Self Introduction & Progress Report
Presentation transcript:

By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010

 USB - Standard for peripheral devices  The USB mass storage device class  ISP single-chip Hi-Speed Universal Serial Bus (USB) On-The-Go (OTG) Controller  SD-Card - Non-Volatile memory card format  Very popular and common (Cameras, Embedded Systems)  Fat - File System

 Create a stand alone bridge between the USB and SD-Card interfaces  Transfer files easily between the devices.  No computer is needed.  Hardware - ALTERA Stratix III FPGA and SOPC Core USB to SD Project

 Software:  Quartus II 9.1 SP1  SOPC Builder  NIOS II IDE 9.1  Hardware:  Altera DE3 Board ▪ Stratix III FPGA ▪ Soft NIOS II Core ▪ USB Controller - ISP1761

1. Study system devices and technologies in depth (USB and SD-Card Protocols and layers) 2. Analyze System Requirements 3. Create Soft NIOS Core in SOPC Builder 4. Develop HW environment 5. Develop SW using NIOS II IDE 6. Debug & Improvements

 Specify target FPGA and clock settings  Adding peripherals:  NIOS II core  On-chip memory  USB ISP 1761 core  SD-Card Core  Generating system SD-Card Socket

 Use DE3 System Builder to generate project  Pin assignments and board configuration  Integrate SOPC Builder into Quartus II project  Integrate custom HW modules  Set design constrains:  Timing requirements  Compiling HW design for DE3 board  Analysis & Synthesis  Place & Route

 USB SW design Layers: NIOS II PIO ISP 1761 HAL USB HOST Controller USB Protocol USB mass storage device Driver FAT File System Program NIOS II PIO SD-Card Driver FAT File System Program  SD-Card SW design Layers:

 DE3 Design examples:  The DE3 offers USB Host and SD-Card code examples  The interfaces examples support read-only mode from the USB or SD devices  The examples are not documented and messy.  Required SW Development  The examples will be used as a starting point.  USB and SD drivers will be modified to add write support.  Design the high program layer  FAT File system will be implemented to allow the work with files on the SD- Card and the USB mass storage device.

 Debug:  Download SW to NIOS II System on DE3 Board  Run / Debug SW on DE3  Refine SW & HW  Improvements:  Consider using DMA to speed up the transfers  Consider switching to the new unsupported NIOS EDS (instead of the NIOS IDE)

Estimated Time:Goal: 3 weeksStudy the protocols and examples 1 weekDesign SOPC Core 1 weekDesign HW Midterm Presentation 5 weeksDesign SW: Fat File System SD-Card Driver USB Driver Main Program 2 weeksDebug and Improvements Final Presentation